US8493104B2
Active / In Force
US
⏱️ 5.7 years remaining
Clock signal generators having a reduced power feedback clock path and methods for generating clocks
Assignee: Micron Technology Inc
•
Filing: 2012-07-03
•
Granted: 2013-07-23
•
Expires: 2032-07-03
Abstract
Abstract Memories, clock generators and methods for providing an output clock signal are disclosed. One such method includes delaying a buffered clock signal by a adjustable delay to provide an output clock signal, providing a feedback clock signal from the output clock signal, and adjusting a duty cycle of the buffered clock signal based at least in part on the feedback clock signal. An example clock generator includes a forward clock path configured to provide a delayed output clock signal from a clock driver circuit, and further includes a feedback clock path configured to provide a feedback clock signal based at least in part on the delayed output clock signal, for example, frequency dividing the delayed output clock signal. The feedback clock path further configured to control adjustment a duty cycle of the buffered input clock signal based at least in part on the feedback clock signal.
Inventors
- 👤 Aaron Willey
- 👤 Yantao Ma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 21:51
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; H; H03; H03K; H03K5/00; H03K5/156; H03K5/1565; G11C7/00; G11C7/22; G11C7/222; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0816; H03L7/0818
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
92 words
A clock divider circuit, comprising: an output stage configured to provide a divided clock signal responsive first and second input signals and a clock signal to be divided; and a plurality of clock divider stages coupled to provide the first and second input signals to the output stage in response to the clock signal to be divided, the clock divider stages configured to divide the clock signal to be divided by N, wherein N is a value that is selected from a set of values that includes both even and odd values.
Claim 2
Dependent Claim
92 words
A clock divider circuit, comprising: an output stage configured to provide a divided clock signal responsive first and second input signals and a clock signal to be divided; and a plurality of clock divider stages coupled to provide the first and second input signals to the output stage in response to the clock signal to be divided, the clock divider stages configured to divide the clock signal to be divided by N, wherein N is a value that is selected from a set of values that includes both even and odd values.
Claim 3
Dependent Claim
138 words
The clock divider circuit of claim 1 wherein the plurality of clock divider stages comprises: a first clock divider stage coupled to the output stage and configured to provide the first and second input signals responsive to the clock signal to be divided, the first input signal based at least in part on the second input signal when the first clock divider stage is enabled and based at least in part on a stage output signal when the first clock divider stage is disabled; and at least one of a second clock divider stage coupled to the first clock divider stage to receive the first input signal, the at least one of the second clock divider stage configured to provide the first input signal responsive to the clock signal to be divided to a stage output when enabled.
Claim 4
Dependent Claim
160 words
The clock divider circuit of claim 2 wherein the first clock divider stage comprises a multiplexer configured to receive the first input signal and the stage output signal and provide one or the other based on the enablement of the first clock divider stage; a first latch circuit having an input coupled to the multiplexer and clocked by the clock signal to be divided to provide the second input signal based on the signal from the multiplexer; logic circuitry coupled to an output of the first latch circuit and configured to provide an output signal based at least in part on the second input signal and whether the clock signal to be divided is an even or odd value; and a second latch circuit having an input coupled to the logic circuitry and clocked by the clock signal to be divided to provide the first input signal based at least in part on the output signal from the logic circuitry.
Claim 5
Dependent Claim
80 words
The clock divider circuit of claim 1 wherein the plurality of clock divider stages comprises: N clock divider stages coupled to the output stage and through which the divided clock signal is propagated responsive to the clock signal to be divided to provide the first and second input signals, the N clock divider stages configured to provide a divided clock signal having a frequency 1/N of the clock signal to be divided, where N is an even or odd value.
Claim 6
Dependent Claim
48 words
The clock divider circuit of claim 4 wherein each of the N clock divider stages comprises first and second latch circuits clocked by the clock signal to be divided, each of the latch circuits latching in response to a different phase of the clock signal to be divided.
Claim 7
Independent Claim
86 words
A method for dividing a clock signal, comprising: providing the clock signal and a first and second input signal; latching one of the first and second input signals with respect to the clock signal wherein the latching divides the clock signal by an even or odd value resulting in a divided clock signal; and activating first and second clocked inverters for a different phase of the clock signal to output the divided clock signal responsive to the clock signal and the first and second input signal.
Claim 8
Independent Claim
86 words
A method for dividing a clock signal, comprising: providing the clock signal and a first and second input signal; latching one of the first and second input signals with respect to the clock signal wherein the latching divides the clock signal by an even or odd value resulting in a divided clock signal; and activating first and second clocked inverters for a different phase of the clock signal to output the divided clock signal responsive to the clock signal and the first and second input signal.
Claim 9
Dependent Claim
24 words
The method of claim 6 , wherein outputting the divided clock signal comprises inverting a result of the latching responsive to the clock signal.
Claim 10
Dependent Claim
17 words
The method of claim 7 , wherein the inverting corresponds to different phases of the clock signal.
Claim 11
Dependent Claim
20 words
The method of claim 6 , wherein the latching comprises latching one of the first and second signals multiple times.
Claim 12
Dependent Claim
22 words
The method of claim 9 , wherein, the latching further comprises multiplexing one of the first and second signals between multiple latchings.
Claim 13
Dependent Claim
15 words
The method of claim 10 , wherein the multiplexing is responsive to a control signal.
Claim 14
Dependent Claim
22 words
The method of claim 11 , wherein the multiplexing determines whether the clock signal is divided by an even or odd value.
Claim 15
Dependent Claim
86 words
A clock divider circuit, comprising: a plurality of clock divider stages and an output stage configured to be selectively coupled to each other to provide an output clock signal having a frequency that is either an even or odd division of a clock signal to be divided, wherein the output stage includes first and second clocked inverters, wherein the first and second clocked inverters are configured to be active for a different phase of the clock signal to be divided to provide the output clock signal.
Claim 16
Dependent Claim
86 words
A clock divider circuit, comprising: a plurality of clock divider stages and an output stage configured to be selectively coupled to each other to provide an output clock signal having a frequency that is either an even or odd division of a clock signal to be divided, wherein the output stage includes first and second clocked inverters, wherein the first and second clocked inverters are configured to be active for a different phase of the clock signal to be divided to provide the output clock signal.
Claim 17
Dependent Claim
37 words
The clock divider circuit of claim 13 , wherein each of the plurality of clock divider stages comprises a multiplexer configured to receive control signals, wherein the control signals enable the selective coupling between clock divider stages.
Claim 18
Dependent Claim
40 words
The clock divider circuit of claim 13 , wherein the output stage comprises: logic circuitry configured to provide an output signal based at least in part on whether the clock signal to be divided is an even or odd value.
Claim 19
Dependent Claim
96 words
A clock divider circuit, comprising: N clock divider stages coupled to each other through which a divided clock signal is propagated responsive to a clock signal to be divided, the N clock divider stages configured to provide a divided clock signal having a frequency of 1/N of the clock signal to be divided, where N is an even or odd value; and first and second clocked inverters, wherein the first and second clocked inverters each configured to be active for a different phase of the clock signal to be divided to provide the divided clock signal.
Claim 20
Dependent Claim
96 words
A clock divider circuit, comprising: N clock divider stages coupled to each other through which a divided clock signal is propagated responsive to a clock signal to be divided, the N clock divider stages configured to provide a divided clock signal having a frequency of 1/N of the clock signal to be divided, where N is an even or odd value; and first and second clocked inverters, wherein the first and second clocked inverters each configured to be active for a different phase of the clock signal to be divided to provide the divided clock signal.
Claim 21
Dependent Claim
49 words
The clock divider circuit of claim 16 , wherein each of the N clock divider stages comprises first and second latch circuits clocked by the clock signal to be divided, each of the latch circuits latching in response to a different phase of the clock signal to be divided.
Claim 22
Dependent Claim
19 words
The clock divider circuit of claim 17 , wherein the first and second latch circuits are coupled in series.
Claim 23
Dependent Claim
19 words
The clock divider circuit of claim 17 , wherein the first and second latch circuits are coupled in parallel.
Claim 24
Dependent Claim
32 words
The clock divider circuit of claim 16 , wherein for odd values of N, the duty cycle error of the divided clock signal is 1/N of the clock signal to be divided.
Claim 25
Dependent Claim
29 words
The clock divider circuit of claim 16 , wherein an input of either the first or second clocked inverter is driven to be outputted as the divided clock signal.
References Cited (Backward Citations)
US5614855A
Cited
US6445228B1
Cited
US20030117194A1
Cited
US20050127966A1
Cited
US7046052B1
Cited
US7183824B2
Cited
US20080100355A1
Cited
US20070109058A1
Cited
US7528668B2
Cited
US7956659B2
Cited
US7598783B2
Cited
US7622969B2
Cited
US20100052745A1
Cited
US7830187B2
Cited
US20110018600A1
Cited
US7821310B2
Cited
US7990194B2
Cited
US20110234278A1
Cited
US20110248752A1
Cited
US20120086488A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2016-07-22 | 2017-01-21 | 2017-07-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2020-07-22 | 2021-01-21 | 2021-07-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2024-07-22 | 2025-01-21 | 2025-07-23 | $7700.00 | Window Closed / Lapsed |