US8404546B2
Active / In Force
US
⏱️ 4.0 years remaining
Source/drain carbon implant and RTA anneal, pre-SiGe deposition
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 2010-10-14
•
Granted: 2013-03-26
•
Expires: 2030-10-14
Abstract
Abstract A semiconductor device system, structure, and method of manufacture of a source/drain to retard dopant out-diffusion from a stressor are disclosed. An illustrative embodiment comprises a semiconductor substrate, device, and method to retard sidewall dopant out-diffusion in source/drain regions. A semiconductor substrate is provided with a gate structure, and a source and drain on opposing sides of the gate structure. Recessed regions are etched in a portion of the source and drain. Doped stressors are embedded into the recessed regions. A barrier dopant is incorporated into a remaining portion of the source and drain.
Inventors
- 👤 Wei-Yen Woon
- 👤 Chun-Feng Nieh
- 👤 Ching-Yi Chen
- 👤 Hsun Chang
- 👤 Chung-Ru Yang
- 👤 Li-Te S. Lin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 11:27
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/202; H10P30/204; H10D; H10D30/00; H10D30/60; H10D30/791; H10D30/797; H10D62/00; H10D62/01; H10D62/021; H10P30/208; H10P30/222; H10D62/80; H10D62/82; H10D62/822; H10D64/00; H10D64/01; H10D64/015
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
134 words
A method of manufacturing a semiconductor device comprising: providing a substrate including a gate structure; forming dummy sidewalls on opposing sides of the gate structure and overlying the substrate; etching recesses on opposing sides of the gate structure spaced from the gate structure by the dummy sidewalls; removing the dummy sidewalls from the gate structure and from the substrate; subsequent to removing the dummy sidewalls, using a tilt angle implant for implanting a barrier dopant lining the sidewalls and the bottom of the recesses, wherein the barrier dopant comprises one selected from the group consisting essentially of carbon, fluorine, and nitrogen; employing rapid thermal anneal (RTA) with a nitrogen ambient on the substrate; and forming a doped stressor into the recesses, wherein a dopant-containing portion is formed between the doped stressor and the substrate.
Claim 2
Independent Claim
134 words
A method of manufacturing a semiconductor device comprising: providing a substrate including a gate structure; forming dummy sidewalls on opposing sides of the gate structure and overlying the substrate; etching recesses on opposing sides of the gate structure spaced from the gate structure by the dummy sidewalls; removing the dummy sidewalls from the gate structure and from the substrate; subsequent to removing the dummy sidewalls, using a tilt angle implant for implanting a barrier dopant lining the sidewalls and the bottom of the recesses, wherein the barrier dopant comprises one selected from the group consisting essentially of carbon, fluorine, and nitrogen; employing rapid thermal anneal (RTA) with a nitrogen ambient on the substrate; and forming a doped stressor into the recesses, wherein a dopant-containing portion is formed between the doped stressor and the substrate.
Claim 3
Dependent Claim
26 words
The method of claim 1 , wherein the doped stressor is selected from a group consisting of SiGe doped with boron, and Si doped with antimony.
Claim 4
Dependent Claim
22 words
The method of claim 1 , wherein a nitrogen concentration in the dopant-containing portion is greater than 5 E18 atoms/cm 3 .
Claim 5
Dependent Claim
15 words
The method of claim 1 , wherein the dopant-containing portion substantially lines the doped stressor.
Claim 6
Dependent Claim
12 words
The method of claim 1 , wherein the doped stressor comprises e-SiGe.
Claim 7
Dependent Claim
16 words
The method of claim 5 , wherein a dopant included in the doped stressor is boron.
Claim 8
Independent Claim
122 words
A method of manufacturing a semiconductor device comprising: providing a substrate including a gate structure; forming dummy sidewall material on the gate structure; etching recesses on opposing sides of the gate structure spaced from the gate structure by the dummy sidewall material; removing the dummy sidewall a material; implanting a barrier dopant into at least a sidewall of the recesses wherein the barrier dopant comprises one selected from the group consisting essentially of carbon, fluorine, and nitrogen; employing rapid thermal anneal (RTA) on the substrate; subsequent to employing the RTA, performing a pocket implant of a dopant; and forming a doped stressor into the recesses, wherein a dopant-containing portion is formed lining the recesses and between the doped stressor and the substrate.
Claim 9
Independent Claim
122 words
A method of manufacturing a semiconductor device comprising: providing a substrate including a gate structure; forming dummy sidewall material on the gate structure; etching recesses on opposing sides of the gate structure spaced from the gate structure by the dummy sidewall material; removing the dummy sidewall a material; implanting a barrier dopant into at least a sidewall of the recesses wherein the barrier dopant comprises one selected from the group consisting essentially of carbon, fluorine, and nitrogen; employing rapid thermal anneal (RTA) on the substrate; subsequent to employing the RTA, performing a pocket implant of a dopant; and forming a doped stressor into the recesses, wherein a dopant-containing portion is formed lining the recesses and between the doped stressor and the substrate.
Claim 10
Dependent Claim
15 words
The method of claim 7 , wherein implanting the barrier dopant further comprises implanting carbon.
Claim 11
Dependent Claim
17 words
The method of claim 8 , wherein implanting the carbon further comprises performing a tilt angle implant.
Claim 12
Dependent Claim
21 words
The method of claim 8 , wherein the rapid thermal anneal further comprises employing a rapid thermal anneal in nitrogen ambient.
Claim 13
Dependent Claim
16 words
The method of claim 7 , and further comprising forming sidewall material on the gate structure.
Claim 14
Independent Claim
143 words
A method of manufacturing a semiconductor device comprising: providing a substrate including a gate structure; forming a dummy sidewall material on the gate structure; etching the substrate in source and drain regions formed on opposing sides of the gate structure; performing tilt implants and implanting a barrier dopant in the source and drain regions, wherein the barrier dopant is selected from a group consisting essentially of carbon, fluorine, and nitrogen; subsequent to performing the tilt implants, etching recesses in the source and drain regions on opposing sides of the gate structure, the recesses being disposed entirely within the barrier dopant implanted in the source and drain regions; employing rapid thermal anneal (RTA) on the substrate; implanting dopant atoms using a pocket implant; and forming a doped stressor into the recesses, wherein a dopant-containing portion is formed between the doped stressor and the substrate.
Claim 15
Independent Claim
143 words
A method of manufacturing a semiconductor device comprising: providing a substrate including a gate structure; forming a dummy sidewall material on the gate structure; etching the substrate in source and drain regions formed on opposing sides of the gate structure; performing tilt implants and implanting a barrier dopant in the source and drain regions, wherein the barrier dopant is selected from a group consisting essentially of carbon, fluorine, and nitrogen; subsequent to performing the tilt implants, etching recesses in the source and drain regions on opposing sides of the gate structure, the recesses being disposed entirely within the barrier dopant implanted in the source and drain regions; employing rapid thermal anneal (RTA) on the substrate; implanting dopant atoms using a pocket implant; and forming a doped stressor into the recesses, wherein a dopant-containing portion is formed between the doped stressor and the substrate.
Claim 16
Dependent Claim
16 words
The method of claim 12 , and further comprising performing an anneal following the pocket implant.
Claim 17
Dependent Claim
12 words
The method of claim 12 , wherein the doped stressor comprises e-SiGe.
Claim 18
Dependent Claim
16 words
The method of claim 12 , wherein a dopant included in the doped stressor is boron.
Claim 19
Dependent Claim
16 words
The method of claim 12 , wherein the rapid thermal anneal is performed in nitrogen ambient.
References Cited (Backward Citations)
US5514902A
Cited
US5714394A
Cited
US6537886B2
Cited
US6251800B1
Cited
US6136674A
Cited
US6214682B1
Cited
US6593198B2
Cited
US20020052086A1
Cited
US6541821B1
Cited
US7268049B2
Cited
US20070190731A1
Cited
US7413961B2
Cited
US20070298557A1
Cited
US20080023732A1
Cited
US20080023773A1
Cited
US7582547B2
Cited
US7687337B2
Cited
US7927989B2
Cited
US20100012988A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2016-03-25 | 2016-09-24 | 2017-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2020-03-25 | 2020-09-24 | 2021-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2024-03-25 | 2024-09-24 | 2025-03-26 | $7700.00 | Window Closed / Lapsed |