US6963234B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase regulating circuit with a time-delay element
Assignee: TDK Micronas GmbH
•
Filing: 2001-11-21
•
Granted: 2005-11-08
•
Expires: 2021-11-21
Abstract
Abstract A phase-locked loop with a delay element (DLL) is described which is essentially characterized in that the delay element ( 3 ) has a chain of a number n delay units ( 33 n ), the outputs ( 34 n ) of which are fed to a locking monitoring circuit ( 4 ) which determines whether the delay time T delay of the delay element ( 3 ) lies within a range a*T period <T delay <b*T period , where 0.5<a<1 and 1<b<2, and wherein the locking monitoring circuit ( 4 ) performs a correction of this delay time when this condition is not met.
Inventors
- 👤 Reiner Bidenbach
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 11:50
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/095; H03L7/081; H03L7/0812; H03L7/0816; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
93 words
A phase-locked loop, comprising: a phase detector, loop filter, and delay element, wherein the delay element has a chain of n delay units, the outputs of which are fed to a locking monitoring circuit which determines whether the delay time T delay of the delay element lies within a range a*T period <T delay <b*T period relative to a period T period of an input signal at the phase detector, where 0.5<a<1 and 1<b<2, and where the locking monitoring circuit performs a correction of the delay time when this condition is not met.
Claim 2
Dependent Claim
93 words
A phase-locked loop, comprising: a phase detector, loop filter, and delay element, wherein the delay element has a chain of n delay units, the outputs of which are fed to a locking monitoring circuit which determines whether the delay time T delay of the delay element lies within a range a*T period <T delay <b*T period relative to a period T period of an input signal at the phase detector, where 0.5<a<1 and 1<b<2, and where the locking monitoring circuit performs a correction of the delay time when this condition is not met.
Claim 3
Dependent Claim
29 words
The phase-locked loop of claim 1 , wherein the condition that T delay <a*T period is tested by a number m of successive delay units with the same state.
Claim 4
Dependent Claim
45 words
The phase-locked loop of claim 2 , wherein given a clock pulse-/-space ratio for the input signal of approximately 50 percent, the locking monitor circuit 4 performs a correction by signaling the phase detector to increase the delay time when the condition 0.5*n<m<n is true.
Claim 5
Dependent Claim
60 words
The phase-locked loop of claim 2 , wherein given a clock pulse-/-space ratio for the input signal not equal to 50 percent, the low and high states of the delay units are monitored, and the results are OR-gated, with the value of a being selected such that the condition a>T high /T period AND a>T low /T period is true.
Claim 6
Dependent Claim
32 words
The phase-locked loop of claim 1 , wherein the condition T delay >b*T period is tested by a number p of successive delay units which at no time have the same state.
Claim 7
Dependent Claim
47 words
The phase-locked loop of claim 5 , wherein given a clock pulse-/-space ratio for the input signal of approximately 50 percent, the locking monitor circuit performs a correction by signaling the phase detector ( 1 ) to reduce the delay time when the condition n/4<p<n/2 is true.
Claim 8
Dependent Claim
39 words
The phase-locked loop of claim 5 , wherein given a clock pulse-/-space ratio for the input signal that is not equal to 50 percent, the low and high states of the delay units are monitored, and the results OR-gated.
Claim 9
Dependent Claim
70 words
The phase-locked loop of claim 1 , wherein the condition T delay >b*T period is determined by the same type of rising and-/or falling signal transitions in at least two different regions of the chain of n delay units, and a correction is performed by reducing the delay time by signaling the phase detector when one type of signal transition occurs simultaneously in both regions of the locking monitor circuit.
Claim 10
Dependent Claim
54 words
The phase-locked loop of claim 8 , wherein for a value b=1 the beginning of a first region extends to the end of a second region over all n delay units, while for a value b=2 the beginning of the first region extends to the end of the second region over n/2 delay units.
Claim 11
Dependent Claim
125 words
The phase-locked loop of claim 9 , wherein the length of each of the two regions is dimensioned such that it is more than a quarter of the distance from the beginning of the first region to the end of the second region according to the following condition: (f−e)>(h−e)/4 AND (h−g)>(h−e)/4, where the values e and f indicate the number of delay units at the beginning or end of the first region, and the values g and h indicate the number of delay units at the beginning or end of the second region, and the numbering of the delay units is consecutive from number 1 at the beginning of the delay element ( 3 ) to number n at the end of the delay element.
References Cited (Backward Citations)
US4568887A
Cited
US4965815A
Cited
US6150855A
Cited
US5260608A
Cited
US5548235A
Cited
US5838178A
Cited
EP0460274A1
Cited
US5159205A
Cited
US5786715A
Cited
US6184753B1
Cited
US5994934A
Cited
US6037812A
Cited
JP2000022524A
Cited
US6437616B1
Cited
US20030188235A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-11-07 | 2009-05-09 | 2009-11-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-11-07 | 2013-05-09 | 2013-11-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-11-07 | 2017-05-09 | 2017-11-08 | $7700.00 | Window Closed / Lapsed |