Patent US6683372B1 successfully refreshed from Google Patents.
US6683372B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory expansion module with stacked memory packages and a serial storage unit
Assignee: Oracle America Inc
•
Filing: 1999-11-18
•
Granted: 2004-01-27
•
Expires: 2019-11-18
Abstract
Abstract A memory expansion module with stacked memory packages. A memory module is implemented using stacked memory packages. Each of the stacked memory packages contains multiple memory chips, typically DRAMs (dynamic random access memory). The memory may be organized into multiple banks, wherein a given memory chip within a stacked memory package is part of one bank, while another memory chip in the same package is part of another bank. The memory module also includes a clock driver chip and a storage unit. The storage unit is configured to store module identification information, such as a serial number. The storage unit is also configured to store information correlating electrical contact pads on the module with individual signal pins on the stacked memory packages. This may allow an error to be quickly traced to a specific pin on a stacked memory package when an error is detected on the memory bus by an error correction subsystem.
Inventors
- 👤 Tayung Wong
- 👤 John Carrillo
- 👤 Jay Robinson
- 👤 Clement Fang
- 👤 David Jeffrey
- 👤 Nikhil Vaidya
- 👤 Nagaraj Mitty
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:32
CPC Classifications
G; G06; G06F; G06F11/00; G11; G11C; G11C5/00; G11C5/02; G06F11/006; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1012; G06F11/1024; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406; G11C11/40615; G11C5/04; G11C8/00; G11C8/12; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C2029/4402; H; H05; H05K; H05K1/00; H05K1/18; H05K1/181
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
170 words
A memory module comprising: a printed circuit board including a connector edge adapted for insertion within a socket of a computer system, wherein said connector edge includes a plurality of electrical contact pads for conveying electrical signals; a plurality of stacked memory packages mounted upon said printed circuit board, each of said stacked memory packages including a first memory die and a second memory die, and wherein said first memory die of each of said stacked memory packages forms a portion of a first bank of memory and said second memory die of each of said stacked memory packages forms a portion of a second bank of memory; a clock driver chip; a serial storage unit, wherein said serial storage unit stores module identification information and signal line routing information which correlates each of at least some of said contact pads of said connector edge to a corresponding pin of a particular stacked memory package; and, at least one line driver chip configured to drive control signals and/or address signals.
Claim 2
Dependent Claim
170 words
A memory module comprising: a printed circuit board including a connector edge adapted for insertion within a socket of a computer system, wherein said connector edge includes a plurality of electrical contact pads for conveying electrical signals; a plurality of stacked memory packages mounted upon said printed circuit board, each of said stacked memory packages including a first memory die and a second memory die, and wherein said first memory die of each of said stacked memory packages forms a portion of a first bank of memory and said second memory die of each of said stacked memory packages forms a portion of a second bank of memory; a clock driver chip; a serial storage unit, wherein said serial storage unit stores module identification information and signal line routing information which correlates each of at least some of said contact pads of said connector edge to a corresponding pin of a particular stacked memory package; and, at least one line driver chip configured to drive control signals and/or address signals.
Claim 3
Dependent Claim
20 words
The memory module as recited in claim 1 , wherein said edge connector has 232 of said electrical contact pads.
Claim 4
Dependent Claim
62 words
The memory module as recited in claim 1 , wherein said connector edge includes contact pads for receiving control signals, said control signals comprising at least one row address strobe (RAS) signal, at least one column address strobe (CAS) signal, at least one write enable (WE) signal, at least one clock enable (CKE) signal, and a least one chip select (CS) signal.
Claim 5
Dependent Claim
30 words
The memory module as recited in claim 1 , wherein said electrical signals include a plurality of address signals, and wherein said plurality of address signals form an address bus.
Claim 6
Dependent Claim
17 words
The memory module as recited in claim 4 , wherein said address bus is 14 bits wide.
Claim 7
Dependent Claim
30 words
The memory module as recited in claim 1 , wherein said electrical signals include a plurality of data signals, and wherein said plurality of data signals form a data path.
Claim 8
Dependent Claim
17 words
The memory module as recited in claim 6 , wherein said data path is 144 bits wide.
Claim 9
Dependent Claim
44 words
The memory module as recited in claim 1 , wherein said memory module is configured for use in a system having an error correction subsystem, said error correction subsystem configured to generate a plurality of check words corresponding to a plurality of data blocks.
Claim 10
Dependent Claim
23 words
The memory module as recited in claim 1 , wherein said serial storage unit is a serial electrically erasable programmable read-only memory (EEPROM).
Claim 11
Dependent Claim
26 words
The memory module as recited in claim 1 , wherein said first memory die and said second memory die are dynamic random access memory (DRAM) chips.
Claim 12
Dependent Claim
19 words
The memory module as recited in claim 1 , wherein said memory module is a dual-inline memory module (DIMM).
Claim 13
Dependent Claim
20 words
The memory module as recited in claim 1 , wherein said memory module has a memory capacity of one gigabyte.
Claim 14
Dependent Claim
20 words
The memory module as recited in claim 1 , wherein each of said stacked memory packages includes two memory die.
Claim 15
Dependent Claim
122 words
A memory module comprising: a printed circuit board including a plurality of signal lines for conveying electrical signals and a connector edge adapted for insertion within a socket of a computer system, said edge connector having a plurality of contact pads for conveying said electrical signals between said memory module and a memory bus; a plurality of stacked memory packages, each having two memory die, mounted upon said printed circuit board, each of said stacked memory packages having a plurality of signal pins; a clock driver chip; a storage unit for storing module identification and information which correlates said electrical contact pads to said signal pins; and, at least one line driver chip for driving electrical signals to said stacked memory packages.
Claim 16
Dependent Claim
122 words
A memory module comprising: a printed circuit board including a plurality of signal lines for conveying electrical signals and a connector edge adapted for insertion within a socket of a computer system, said edge connector having a plurality of contact pads for conveying said electrical signals between said memory module and a memory bus; a plurality of stacked memory packages, each having two memory die, mounted upon said printed circuit board, each of said stacked memory packages having a plurality of signal pins; a clock driver chip; a storage unit for storing module identification and information which correlates said electrical contact pads to said signal pins; and, at least one line driver chip for driving electrical signals to said stacked memory packages.
Claim 17
Dependent Claim
30 words
The memory module as recited in claim 14 , wherein said electrical signals include a plurality of control signals, a plurality of data signals, and a plurality of address signals.
Claim 18
Dependent Claim
25 words
The memory module as recited in claim 15 , wherein said plurality of data signals form a data path, said data path 144 bits wide.
Claim 19
Dependent Claim
25 words
The memory module as recited in claim 15 , wherein said plurality of address signals form an address bus, said address bus 14 bits wide.
Claim 20
Dependent Claim
42 words
The memory module as recited in claim 15 , wherein said control signals include two column address strobe (CAS) signals, two row address strobe (RAS) signals, two write enable (WE) signals, two chip select (CS) signals, and two clock enable (CKE) signals.
Claim 21
Dependent Claim
20 words
The memory module as recited in claim 14 , wherein said memory module is a Dual Inline Memory Module (DIMM).
Claim 22
Dependent Claim
21 words
The memory module as recited in claim 14 , wherein said memory die are synchronous dynamic random access memory (SDRAM) chips.
Claim 23
Dependent Claim
18 words
The memory module as recited in claim 14 wherein said memory module has 232 of said contact pads.
References Cited (Backward Citations)
US4884237A
Cited
US5910685A
Cited
US5332922A
Cited
US5532954A
Cited
EP0813204A2
Cited
US5631193A
Cited
US5828125A
Cited
US5811877A
Cited
US5513135A
Cited
EP0744748A2
Cited
US5804874A
Cited
US5661677A
Cited
US5831890A
Cited
US5867448A
Cited
US6252299B1
Cited
US5956233A
Cited
US6314013B1
Cited
US6324071B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-01-26 | 2007-07-28 | 2008-01-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-01-26 | 2011-07-28 | 2012-01-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-01-26 | 2015-07-28 | 2016-01-27 | $7700.00 | Window Closed / Lapsed |