US6611405B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Magnetoresistive element and magnetic memory device
Assignee: Kioxia Corp
•
Filing: 2000-09-14
•
Granted: 2003-08-26
•
Expires: 2020-09-14
Abstract
Abstract A magnetoresistive element has a ferromagnetic double tunnel junction having a stacked structure of a first antiferromagnetic layer/a first ferromagnetic layer/a first dielectric layer/a second ferromagnetic layer/a second dielectric layer/a third ferromagnetic layer/a second antiferromagnetic layer. The second ferromagnetic layer that is a free layer consists of a Co-based alloy or a three-layered film of a Co-based alloy/a Ni-Fe alloy/a Co-based alloy. A tunnel current is flowed between the first ferromagnetic layer and the third ferromagnetic layer.
Inventors
- 👤 Koichiro Inomata
- 👤 Kentaro Nakajima
- 👤 Yoshiaki Saito
- 👤 Masayuki Sagoi
- 👤 Tatsuya Kishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 18:06
CPC Classifications
B; B82; B82Y; B82Y10/00; B82Y25/00; G; G01; G01R; G01R33/00; G01R33/02; G01R33/06; G01R33/09; G01R33/093; G11; G11B; G11B5/00; G11B5/127; G11B5/33; G11B5/39; G11B5/3903; G11B5/3906; G11B5/3909; G11C; G11C11/00; G11C11/02; G11C11/14; G11C11/15; H; H01; H01F; H01F10/00; H01F10/32; H01F10/324; H01F10/3254; H01F10/3263; H01F10/3268; H01F10/3281; H10; H10B; H10B61/00; H10B61/10; H10B61/20; H10B61/22; H10N; H10N50/00; H10N50/10; H01F10/3272; Y; Y10; Y10T; Y10T428/00; Y10T428/11; Y10T428/1107; Y10T428/1121; Y10T428/115
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
233 words
A magnetic memory device comprising: a memory cell comprising a first magnetization pinned layer whose magnetization direction is pinned, a first dielectric layer, a magnetic recording layer whose magnetization direction is reversible, a second dielectric layer, and a second magnetization pinned layer whose magnetization direction is pinned, the first magnetization pinned layer, the first dielectric layer, the magnetic recording layer, the second dielectric layer, and the second magnetization pinned layer being stacked in the order recited, the magnetic recording layer comprising a three-layered film of a magnetic layer, a nonmagnetic layer and a magnetic layer, the two magnetic layers constituting the three-layered film being anti-ferromagnetically coupled, magnetization directions of the two magnetization pinned layers in regions in contact with each dielectric layer being substantially anti-parallel to each other, magnetization directions of the first magnetization pinned layer and the magnetic layer of the magnetic recording layer in regions in contact with the first dielectric layer being substantially parallel or anti-parallel to each other when no current magnetic field is applied, and magnetization directions of the second magnetization pinned layer and the magnetic recording layer of the magnetic recording layer in regions in contact with the second dielectric layer being substantially parallel or anti-parallel to each other when no current magnetic field is applied; a bit line extending to a first direction; and a word line extending to a second direction crossing the first direction.
Claim 2
Dependent Claim
233 words
A magnetic memory device comprising: a memory cell comprising a first magnetization pinned layer whose magnetization direction is pinned, a first dielectric layer, a magnetic recording layer whose magnetization direction is reversible, a second dielectric layer, and a second magnetization pinned layer whose magnetization direction is pinned, the first magnetization pinned layer, the first dielectric layer, the magnetic recording layer, the second dielectric layer, and the second magnetization pinned layer being stacked in the order recited, the magnetic recording layer comprising a three-layered film of a magnetic layer, a nonmagnetic layer and a magnetic layer, the two magnetic layers constituting the three-layered film being anti-ferromagnetically coupled, magnetization directions of the two magnetization pinned layers in regions in contact with each dielectric layer being substantially anti-parallel to each other, magnetization directions of the first magnetization pinned layer and the magnetic layer of the magnetic recording layer in regions in contact with the first dielectric layer being substantially parallel or anti-parallel to each other when no current magnetic field is applied, and magnetization directions of the second magnetization pinned layer and the magnetic recording layer of the magnetic recording layer in regions in contact with the second dielectric layer being substantially parallel or anti-parallel to each other when no current magnetic field is applied; a bit line extending to a first direction; and a word line extending to a second direction crossing the first direction.
Claim 3
Dependent Claim
60 words
A method for writing information to the magnetic memory device according to claim 1 , comprising steps of: supplying the magnetic recording layer with a spin current through the first or second magnetization pinned layer and the bit line; and flowing a current in the word line so as to apply a current magnetic field to the magnetic recording layer.
Claim 4
Dependent Claim
87 words
The magnetic memory device according to claim 1 , wherein the second magnetization pinned layer comprises a three-layered film of a magnetic layer, a nonmagnetic layer and a magnetic layer, the two magnetic layers constituting the three-layered film being anti-ferromagnetically coupled, and wherein a length of the first magnetization pinned layer is formed longer than that of the second magnetization pinned layer and the magnetic recording layer such that influence of a stray field from the first magnetization pinned layer on the magnetic recording layer is reduced.
References Cited (Backward Citations)
JPH034005A
Cited
US5534355A
Cited
US5616370A
Cited
US5700588A
Cited
US5523172A
Cited
US5578385A
Cited
US5716719A
Cited
US5304975A
Cited
US5500633A
Cited
US5365212A
Cited
US5636093A
Cited
US5773156A
Cited
US5973334A
Cited
US5747859A
Cited
US5757056A
Cited
KR19990036653A
Cited
JP3004005B2
Cited
JPH11163436A
Cited
US6069820A
Cited
US5969978A
Cited
US6178074B1
Cited
US6275363B1
Cited
US6097626A
Cited
US6259586B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-08-25 | 2007-02-24 | 2007-08-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-08-25 | 2011-02-24 | 2011-08-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-08-25 | 2015-02-24 | 2015-08-26 | $7700.00 | Window Closed / Lapsed |