US6586792B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Structures, methods, and systems for ferroelectric memory transistors
Assignee: Micron Technology Inc
•
Filing: 2001-03-15
•
Granted: 2003-07-01
•
Expires: 2021-03-15
Abstract
Abstract Integrated memory circuits, key components in thousands of electronic and computer products, have recently been made using ferroelectric memory transistors, which offer faster write cycles and lower power requirements than over conventional floating-gate transistors. One problem that hinders the continued down-scaling of conventional ferroelectric memory transistors is the vulnerability of their gate insulations to failure at thinner dimensions. Accordingly, the inventors devised unique ferroelectric gate structures, one of which includes a high-integrity silicon-oxide insulative layer, a doped titanium-oxide layer, a weak-ferroelectric layer, and a control gate. The doped titanium-oxide layer replaces a metal layer in the conventional ferroelectric gate structure, and the weak-ferroelectric layer replaces a conventional ferroelectric layer. These replacements reduce the permittivity mismatch found in conventional gate structures, and thus reduce stress on gate insulation layers, thereby improving reliability of ferroelectric memory transistors, particularly those with thinner gate insulation.
Inventors
- 👤 Kie Y. Ahn
- 👤 Leonard Forbes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 00:54
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/60; H10D64/66; H10D64/68; H10D64/689; H10D30/00; H10D30/60; H10D30/701; H10D64/01; H10D64/031; H10D64/033; H10B; H10B53/00
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
62 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer is a weak ferroelectric layer.
Claim 2
Dependent Claim
62 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer is a weak ferroelectric layer.
Claim 3
Dependent Claim
29 words
The transistor of claim 1 , wherein the ferroelectric layer is characterized by a spontaneous polarization within a range of approximately 0.01 micro-Coulomb/cm 2 to 1 micro-Coulomb/cm 2 .
Claim 4
Dependent Claim
64 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer has a dielectric constant less than 1000.
Claim 5
Dependent Claim
64 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer has a dielectric constant less than 1000.
Claim 6
Dependent Claim
75 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the doped insulative layer has a dielectric constant between that of the first insulative layer and that of the ferroelectric layer.
Claim 7
Dependent Claim
75 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the doped insulative layer has a dielectric constant between that of the first insulative layer and that of the ferroelectric layer.
Claim 8
Dependent Claim
89 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the first insulative layer has a dielectric constant of about 4, the doped insulative layer has a dielectric constant of about 165 or 180, and the ferroelectric layer has a dielectric constant of about 250.
Claim 9
Dependent Claim
89 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the first insulative layer has a dielectric constant of about 4, the doped insulative layer has a dielectric constant of about 165 or 180, and the ferroelectric layer has a dielectric constant of about 250.
Claim 10
Dependent Claim
64 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the first insulative layer consists essentially of a silicon oxide.
Claim 11
Dependent Claim
64 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the first insulative layer consists essentially of a silicon oxide.
Claim 12
Dependent Claim
68 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the doped insulative layer comprises at least one of strontium- or barium-doped titanium oxide.
Claim 13
Dependent Claim
68 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the doped insulative layer comprises at least one of strontium- or barium-doped titanium oxide.
Claim 14
Dependent Claim
82 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer consists essentially of zinc oxide doped with lithium at a level of about 1 mol percent to about 30 mol percent of the metal component.
Claim 15
Dependent Claim
82 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer consists essentially of zinc oxide doped with lithium at a level of about 1 mol percent to about 30 mol percent of the metal component.
Claim 16
Dependent Claim
82 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer consists essentially of zinc oxide doped with magnesium at a level of about 1 mol percent to about 30 mol percent of the metal component.
Claim 17
Dependent Claim
82 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer; and a doped insulative layer between the first insulative layer and the ferroelectric layer, wherein the ferroelectric layer consists essentially of zinc oxide doped with magnesium at a level of about 1 mol percent to about 30 mol percent of the metal component.
Claim 18
Dependent Claim
71 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer characterized by a spontaneous polarization in a range of approximately 0.01 micro-Coulomb/cm 2 to 1 micro-Coulomb/cm 2 ; and a doped insulative layer between the first insulative layer and the ferroelectric layer.
Claim 19
Dependent Claim
71 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer characterized by a spontaneous polarization in a range of approximately 0.01 micro-Coulomb/cm 2 to 1 micro-Coulomb/cm 2 ; and a doped insulative layer between the first insulative layer and the ferroelectric layer.
Claim 20
Dependent Claim
92 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer characterized by a spontaneous polarization in a range of approximately 0.01 micro-Coulomb/cm 2 to 1 micro-Coulomb/cm 2 ; and a doped insulative layer between the first insulative layer and the ferroelectric layer, the doped insulative layer having a dielectric constant between that of the first insulative layer and that of the ferroelectric layer.
Claim 21
Dependent Claim
92 words
A ferroelectric memory transistor comprising: a silicon substrate having a drain region and a source region; and a stacked gate structure including: a first insulative layer on the silicon substrate between the drain and source regions; a ferroelectric layer characterized by a spontaneous polarization in a range of approximately 0.01 micro-Coulomb/cm 2 to 1 micro-Coulomb/cm 2 ; and a doped insulative layer between the first insulative layer and the ferroelectric layer, the doped insulative layer having a dielectric constant between that of the first insulative layer and that of the ferroelectric layer.
Claim 22
Dependent Claim
48 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a strontium-doped titanium-oxide layer on the silicon-oxide layer; a doped zinc-oxide layer on the doped titanium-oxide layer; and a gate conductor on the zinc-oxide layer.
Claim 23
Dependent Claim
48 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a strontium-doped titanium-oxide layer on the silicon-oxide layer; a doped zinc-oxide layer on the doped titanium-oxide layer; and a gate conductor on the zinc-oxide layer.
Claim 24
Dependent Claim
49 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a strontium-doped titanium-oxide layer on the silicon-oxide layer; a lithium-doped zinc-oxide layer on the doped titanium-oxide layer; and a gate conductor on the lithium-doped zinc-oxide layer.
Claim 25
Dependent Claim
49 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a strontium-doped titanium-oxide layer on the silicon-oxide layer; a lithium-doped zinc-oxide layer on the doped titanium-oxide layer; and a gate conductor on the lithium-doped zinc-oxide layer.
Claim 26
Dependent Claim
49 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a strontium-doped titanium-oxide layer on the silicon-oxide layer; a magnesium-doped zinc-oxide layer on the doped titanium-oxide layer; and a gate conductor on the magnesium-doped zinc-oxide layer.
Claim 27
Dependent Claim
49 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a strontium-doped titanium-oxide layer on the silicon-oxide layer; a magnesium-doped zinc-oxide layer on the doped titanium-oxide layer; and a gate conductor on the magnesium-doped zinc-oxide layer.
Claim 28
Dependent Claim
48 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a barium-doped titanium-oxide layer on the silicon-oxide layer; a doped zinc-oxide layer on the barium-doped titanium-oxide layer; and a gate conductor on the zinc-oxide layer.
Claim 29
Dependent Claim
48 words
A ferroelectric memory transistor comprising: a silicon substrate having a desired channel conduction region; a silicon-oxide layer over the desired channel conduction region; a barium-doped titanium-oxide layer on the silicon-oxide layer; a doped zinc-oxide layer on the barium-doped titanium-oxide layer; and a gate conductor on the zinc-oxide layer.
References Cited (Backward Citations)
US4161038A
Cited
US5403788A
Cited
US5579258A
Cited
US5541871A
Cited
US5744374A
Cited
US5635433A
Cited
US6198119B1
Cited
US5847423A
Cited
US5856688A
Cited
US6242298B1
Cited
US6151241A
Cited
US6373743B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-06-30 | 2006-12-30 | 2007-07-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-06-30 | 2010-12-30 | 2011-07-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-06-30 | 2014-12-30 | 2015-07-01 | $7700.00 | Window Closed / Lapsed |