Patent US6521964B1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6521964B1 Expired / Lapsed US ⏱️ 0.0 years remaining

Device having spacers for improved salicide resistance on polysilicon gates

Assignee: Intel Corp
•
Filing: 1999-08-30
•
Granted: 2003-02-18
•
Expires: 2019-08-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and device for improved salicide resistance in polysilicon gates under 0.20 μm. The several embodiments of the invention provide for formation of gate electrode structures with recessed and partially recessed spacers. One embodiment, provides a gate electrode structure with recessed thick inner spacers and thick outer spacers. Another embodiment provides a gate electrode structure with recessed thin inner spacers and recessed thick outer spacers. Another embodiment provides a gate electrode structure with thin inner spacers and partially recessed outer spacers. Another embodiment provides a gate electrode structure with two spacer stacks. The outermost spacer stack with recessed thin inner spacers and recessed thick outer spacers. The inner spacer stack with thin inner spacers and thin outer spacers. Another embodiment provides a gate electrode structure with two spacer stacks. The outermost spacer stack with recessed thin inner spacers and recessed thick outer spacers. The inner spacer stack with recessed thin inner spacers and recessed thin outer spacers.

Inventors

  • 👤 Chia-Hong Jan
  • 👤 Julie A. Tsai
  • 👤 Simon Yang
  • 👤 Tahir Ghani
  • 👤 Kevin A. Whitehill
  • 👤 Steven J. Keating
  • 👤 Alan Myers

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 21:36
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0212; H10P; H10P10/00; H10D30/0223; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/0131; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0135; H10D84/014; H10D84/02; H10D84/03; H10D84/038; Y; Y10; Y10S; Y10S257/00; Y10S257/90

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 112 words
A gate electrode comprising: a gate layer disposed above a substrate; thick first spacers disposed in contact with opposite sides of said gate layer, wherein tops of said thick first spacers are at approximately the same height as top of said gate layer; thick second spacers disposed in contact with a vertical portion of said thick first spacers, wherein tops of said thick second spacers are higher than tops of said thick first spacers and said thick second spacers are non-“L” shaped; and a conductive layer disposed on said gate layer, said conductive layer extending beyond edges of said gate layer over said thick first spacers without contacting said thick second spacers.
Claim 2
Dependent Claim 112 words
A gate electrode comprising: a gate layer disposed above a substrate; thick first spacers disposed in contact with opposite sides of said gate layer, wherein tops of said thick first spacers are at approximately the same height as top of said gate layer; thick second spacers disposed in contact with a vertical portion of said thick first spacers, wherein tops of said thick second spacers are higher than tops of said thick first spacers and said thick second spacers are non-“L” shaped; and a conductive layer disposed on said gate layer, said conductive layer extending beyond edges of said gate layer over said thick first spacers without contacting said thick second spacers.
Claim 3
Dependent Claim 12 words
The gate electrode of claim 1 wherein said gate layer comprises polysilicon.
Claim 4
Dependent Claim 12 words
The gate electrode of claim 2 wherein said conductive layer comprises polycide.
Claim 5
Dependent Claim 13 words
The gate electrode of claim 3 wherein said thick first spacers comprise oxide.
Claim 6
Dependent Claim 13 words
The gate electrode of claim 4 wherein said thick second spacers comprise nitride.
Claim 7
Dependent Claim 15 words
The gate electrode of claim 5 wherein said polycide comprises titanium salicide (TiSi 2 ).

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-02-17 2006-08-19 2007-02-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-02-17 2010-08-19 2011-02-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-02-17 2014-08-19 2015-02-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag