US6509601B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having capacitor protection layer and method for manufacturing the same
Assignee: Samsung Electronics Co Ltd
•
Filing: 2000-02-23
•
Granted: 2003-01-21
•
Expires: 2020-02-23
Abstract
Abstract A semiconductor memory device having a capacitor protection layer and a method for manufacturing the same. A capacitor of the semiconductor memory device is entirely covered with an encapsulating layer having a multi-layered structure. The encapsulating layer comprises at least a blocking layer and a capacitor protection layer, each of which is formed of different materials. The blocking is formed of a material capable of preventing a capacitor dielectric layer from volatilizing and/or capable of preventing a reaction between a material layer under the blocking layer and the capacitor protection layer. The capacitor protection layer is formed of a material layer capable of preventing diffusion of hydrogen into the capacitor dielectric layer. In addition, the semiconductor memory device may has a hydrogen barrier layer as another capacitor protection layer, between the capacitor and a passivation layer.
Inventors
- 👤 Yong-Tak Lee
- 👤 Hag-Ju Cho
- 👤 Yeong-kwan Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 01:36
CPC Classifications
H; H10; H10B; H10B53/00; H10B53/30; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/682
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
124 words
A semiconductor memory device comprising: a capacitor having a lower electrode, an upper electrode and a capacitor dielectric layer interposed between the lower and upper electrodes; an encapsulating layer that extends on said capacitor and contacts the lower electrode, the upper electrode and the capacitor dielectric layer, said encapsulating layer comprising a composite of at least two metal oxide layers that are different from each other and different from the capacitor dielectric layer; a dielectric layer that extends on said encapsulating layer; a contact hole that extends through said dielectric layer and said encapsulating layer; and a metal contact that extends through said contact hole, contacts sidewalls of the at least two different metal oxide layers and is electrically connected to the upper electrode.
Claim 2
Dependent Claim
124 words
A semiconductor memory device comprising: a capacitor having a lower electrode, an upper electrode and a capacitor dielectric layer interposed between the lower and upper electrodes; an encapsulating layer that extends on said capacitor and contacts the lower electrode, the upper electrode and the capacitor dielectric layer, said encapsulating layer comprising a composite of at least two metal oxide layers that are different from each other and different from the capacitor dielectric layer; a dielectric layer that extends on said encapsulating layer; a contact hole that extends through said dielectric layer and said encapsulating layer; and a metal contact that extends through said contact hole, contacts sidewalls of the at least two different metal oxide layers and is electrically connected to the upper electrode.
Claim 3
Dependent Claim
28 words
The semiconductor memory device of claim 1 , wherein each of the at least two different metal oxide layers has a thickness of about 50 to 1500 Å.
Claim 4
Dependent Claim
21 words
The semiconductor memory device of claim 1 , further comprising a passivation layer over the metal contact and the dielectric layer.
Claim 5
Dependent Claim
23 words
The semiconductor memory device of claim 3 , further comprising a hydrogen barrier layer interposed between the metal contact and the passivation layer.
Claim 6
Dependent Claim
18 words
The semiconductor memory device of claim 4 , wherein the hydrogen barrier layer is a metal oxide layer.
Claim 7
Dependent Claim
53 words
The semiconductor memory device of claim 4 , wherein the hydrogen barrier layer is formed of an Al 2 O 3 layer, a TiO 2 layer, a Ta 2 O 5 layer, a BaTiO 3 layer, a SrTiO 3 layer, a Bi 4 Ti 3 O 12 layer or a PbTiO 3 layer.
Claim 8
Dependent Claim
23 words
The semiconductor memory device of claim 4 , further comprising a buffer layer interposed between the metal contact and the hydrogen barrier layer.
Claim 9
Dependent Claim
20 words
The semiconductor memory device of claim 1 , wherein the capacitor lower electrode is formed of a cobalt silicide layer.
Claim 10
Dependent Claim
56 words
The semiconductor memory device of claim 1 , further comprising: an interlayer dielectric film under the capacitor; a conductive plug formed through the interlayer dielectric film, the conductive plug being electrically connected to the capacitor lower electrode; and an interface layer formed of a cobalt suicide layer between the capacitor lower electrode and the conductive plug.
Claim 11
Dependent Claim
63 words
The semiconductor memory device of claim 1 , further comprising: an interlayer dielectric layer under the capacitor; and a conductive plug formed through the interlayer dielectric film, the conductive plug being electrically connected to the capacitor lower electrode, wherein the conductive plug is formed exclusively of a cobalt silicide layer or of a bilayer of a conductive layer and a cobalt silicide layer.
Claim 12
Dependent Claim
162 words
A semiconductor memory device, comprising: a semiconductor substrate; a capacitor on said semiconductor substrate, said capacitor comprising a first capacitor electrode, a ferroelectric dielectric layer on the first capacitor electrode and a second capacitor electrode on the ferroelectric dielectric layer; a first non-ferroelectric metal oxide layer that covers said capacitor and contacts the first capacitor electrode, the ferroelectric dielectric layer and the second capacitor electrode; a second non-ferroelectric metal oxide layer that covers said capacitor and contacts said first non-ferroelectric metal oxide layer, said first and second non-ferroelectric metal oxide layers comprising differential metal oxide materials; a non-metal oxide electrically insulating layer that covers said capacitor; a contact hole that extends through said non-metal oxide electrically insulating layer, said second non-ferroelectric metal oxide layer and said first non-ferroelectric metal oxide layer and exposes an upper surface of the second capacitor electrode; and a metal contact that extends through said contact hole and electrically contacts the upper surface of the second capacitor electrode.
Claim 13
Dependent Claim
162 words
A semiconductor memory device, comprising: a semiconductor substrate; a capacitor on said semiconductor substrate, said capacitor comprising a first capacitor electrode, a ferroelectric dielectric layer on the first capacitor electrode and a second capacitor electrode on the ferroelectric dielectric layer; a first non-ferroelectric metal oxide layer that covers said capacitor and contacts the first capacitor electrode, the ferroelectric dielectric layer and the second capacitor electrode; a second non-ferroelectric metal oxide layer that covers said capacitor and contacts said first non-ferroelectric metal oxide layer, said first and second non-ferroelectric metal oxide layers comprising differential metal oxide materials; a non-metal oxide electrically insulating layer that covers said capacitor; a contact hole that extends through said non-metal oxide electrically insulating layer, said second non-ferroelectric metal oxide layer and said first non-ferroelectric metal oxide layer and exposes an upper surface of the second capacitor electrode; and a metal contact that extends through said contact hole and electrically contacts the upper surface of the second capacitor electrode.
Claim 14
Dependent Claim
29 words
The memory device of claim 11 , further comprising a hydrogen barrier layer that covers said capacitor and said metal contact, said hydrogen barrier layer comprising a metal oxide.
Claim 15
Dependent Claim
22 words
The memory device of claim 1 , wherein an outer one of the at least two metal oxide layers comprises aluminum oxide.
References Cited (Backward Citations)
US5126283A
Cited
EP0514547A1
Cited
US5434742A
Cited
US5212620A
Cited
US5717233A
Cited
US5350705A
Cited
EP0642167A2
Cited
US5452178A
Cited
US5330931A
Cited
US5438023A
Cited
US5426075A
Cited
US5639316A
Cited
US5638319A
Cited
GB2313232A
Cited
US6211542B1
Cited
GB2336468A
Cited
KR20000025706A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-01-20 | 2006-07-22 | 2007-01-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-01-20 | 2010-07-22 | 2011-01-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-01-20 | 2014-07-22 | 2015-01-21 | $7700.00 | Window Closed / Lapsed |