Patent US6472727B2 successfully refreshed from Google Patents.
US6472727B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and manufacturing method thereof
Assignee: Renesas Electronics Corp
•
Filing: 2001-01-30
•
Granted: 2002-10-29
•
Expires: 2021-01-30
Abstract
Abstract A ball grid array type semiconductor package includes a semiconductor chip formed with bonding pads, an elastomer bonded to the semiconductor chip, a flexible wiring substrate bonded to the elastomer and formed with wirings connected at one end of the bonding pads of the semiconductor chip, a solder resist formed on the main surface of the flexible wiring substrate and solder bump electrodes connected to the other ends of the wirings. The elastomer is bonded to the flexible wiring substrate on the side of the tape, the solder resist is formed on the side of the wirings, and the solder bump electrodes are connected with the wirings by way of through holes formed in the solder resist.
Inventors
- 👤 Chuichi Miyazaki
- 👤 Yukiharu Akiyama
- 👤 Masanori Shibamoto
- 👤 Tomoaki Kudaishi
- 👤 Ichiro Anjoh
- 👤 Kunihiko Nishi
- 👤 Asao Nishimura
- 👤 Hideki Tanaka
- 👤 Ryosuke Kimoto
- 👤 Kunihiro Tsubosaki
- 👤 Akio Hasebe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:44
CPC Classifications
H; H10; H10W; H10W90/00; H10W90/701; H10W74/00; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H10W70/67; H10W70/688; H10W72/00; H10W72/01; H10W72/015; H10W72/01551; H10W72/071; H10W72/075; H10W72/077; H10W72/20; H10W72/29; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/59; H10W72/701; H10W72/851; H10W72/853; H10W72/865; H10W72/90; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49169
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
385 words
A semiconductor device comprising: a semiconductor chip having a rectangular main surface bounded by first and second sides extending in a first direction, and by third and fourth sides extending in a second direction, perpendicular to said first direction, and having a row of external terminals, extended in the first direction, formed on the main surface; a first array of bump electrodes formed between the row of external terminals and the first side of the main surface, in a plan view of the main surface; a second array of bump electrodes formed between the row of external terminals and the second side of the main surface, in the plan view of the main surface; an elastic layer including a first portion and a second portion, wherein the first portion of the elastic layer is interposed between the first array of bump electrodes and the main surface of the semiconductor chip, and the second portion of the elastic layer is interposed between the second array of bump electrodes and the main surface of the semiconductor chip; first wirings, formed on the first portion of the elastic layer, electrically connecting the first array of bump electrodes with the row of external terminals; and second wirings, formed on the second portion of the elastic layer, electrically connecting the second array of bump electrodes with the row of external terminal, wherein the first portion of the elastic layer covers a continuous area over a part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said first portion are extended in the first direction, the first end is located between the first array of bump electrodes and the row of external terminals, in the plan view, and the second end is opened, and wherein the second portion of the elastic layer covers a continuous area over another part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said second portion are extended in the first direction, the first end thereof is located between the second array of bump electrodes and the row of external terminals, in the plan view, and the second end thereof is opened.
Claim 2
Dependent Claim
385 words
A semiconductor device comprising: a semiconductor chip having a rectangular main surface bounded by first and second sides extending in a first direction, and by third and fourth sides extending in a second direction, perpendicular to said first direction, and having a row of external terminals, extended in the first direction, formed on the main surface; a first array of bump electrodes formed between the row of external terminals and the first side of the main surface, in a plan view of the main surface; a second array of bump electrodes formed between the row of external terminals and the second side of the main surface, in the plan view of the main surface; an elastic layer including a first portion and a second portion, wherein the first portion of the elastic layer is interposed between the first array of bump electrodes and the main surface of the semiconductor chip, and the second portion of the elastic layer is interposed between the second array of bump electrodes and the main surface of the semiconductor chip; first wirings, formed on the first portion of the elastic layer, electrically connecting the first array of bump electrodes with the row of external terminals; and second wirings, formed on the second portion of the elastic layer, electrically connecting the second array of bump electrodes with the row of external terminal, wherein the first portion of the elastic layer covers a continuous area over a part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said first portion are extended in the first direction, the first end is located between the first array of bump electrodes and the row of external terminals, in the plan view, and the second end is opened, and wherein the second portion of the elastic layer covers a continuous area over another part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said second portion are extended in the first direction, the first end thereof is located between the second array of bump electrodes and the row of external terminals, in the plan view, and the second end thereof is opened.
Claim 3
Dependent Claim
101 words
A semiconductor device according to claim 1 , wherein the first array of bump electrodes includes a first row of bump electrodes and a second row of bump electrodes, the second row of bump electrodes is disposed, in the plan view, between the first row of bump electrodes and the row of external terminals, and wherein the second array of bump electrodes includes a third row of bump electrodes and a fourth row of bump electrodes, the fourth row of bump electrodes is disposed, in the plan view, between the third row of bump electrodes and the row of external terminals.
Claim 4
Dependent Claim
67 words
A semiconductor device according to claim 2 , wherein the first and second sides of the rectangular main surface are longer than the third and fourth sides thereof, wherein the first, second, third and fourth sides of the main surface define the four peripheral edges of the chip, respectively, and wherein the first, second, third and fourth rows of bump electrodes are extended in the first direction.
Claim 5
Dependent Claim
26 words
A semiconductor device according to claim 1 , wherein a minimum interval of the bump electrodes is larger than a minimum interval of the external terminals.
Claim 6
Dependent Claim
29 words
A semiconductor device according to claim 1 , wherein the first, second, third and fourth sides of the main surface define the four peripheral edges of the chip, respectively.
Claim 7
Dependent Claim
64 words
A semiconductor device according to claim 1 , wherein the second end of the first portion of the elastic layer is outside the peripheral edge of the chip along the first side of the main surface, and the second end of the second portion of the elastic layer is outside the peripheral edge of the chip along the second side of the main surface.
Claim 8
Dependent Claim
391 words
A semiconductor device comprising: a semiconductor chip having a rectangular main surface bounded by first and second sides extending in a first direction, and by third and fourth sides extending in a second direction, perpendicular to said first direction, and having a row of external terminals, extended in the first direction, formed on the main surface; a first array of bump electrodes formed between the row of external terminals and the first side of the main surface, in a plan view of the main surface; a second array of bump electrodes formed between the row of external terminals and the second side of the main surface, in the plan view of the main surface; an elastic layer including a first portion and a second portion, wherein the first portion of the elastic layer is interposed between the first array of bump electrodes and the main surface of the semiconductor chip, and the second portion of the elastic layer is interposed between the second array of bump electrodes and the main surface of the semiconductor chip; first wirings, formed on the first portion of the elastic layer, electrically connecting the first array of bump electrodes with the row of external terminals; and second wirings, formed on the second portion of the elastic layer, electrically connecting the second array of bump electrodes with the row of external terminals; wherein the first portion of the elastic layer covers a continuous area over a part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said first portion are extended in the first direction, the first end is located between the first array of bump electrodes and the row of external terminals, in the plan view, and the second end is not covered with sealant, and wherein the second portion of the elastic layer covers a continuous area over another part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said second portion are extended in the first direction, the first end thereof is located between the second array of bump electrodes and the row of external terminals, in the plan view, and the second end thereof is not covered with sealant.
Claim 9
Dependent Claim
391 words
A semiconductor device comprising: a semiconductor chip having a rectangular main surface bounded by first and second sides extending in a first direction, and by third and fourth sides extending in a second direction, perpendicular to said first direction, and having a row of external terminals, extended in the first direction, formed on the main surface; a first array of bump electrodes formed between the row of external terminals and the first side of the main surface, in a plan view of the main surface; a second array of bump electrodes formed between the row of external terminals and the second side of the main surface, in the plan view of the main surface; an elastic layer including a first portion and a second portion, wherein the first portion of the elastic layer is interposed between the first array of bump electrodes and the main surface of the semiconductor chip, and the second portion of the elastic layer is interposed between the second array of bump electrodes and the main surface of the semiconductor chip; first wirings, formed on the first portion of the elastic layer, electrically connecting the first array of bump electrodes with the row of external terminals; and second wirings, formed on the second portion of the elastic layer, electrically connecting the second array of bump electrodes with the row of external terminals; wherein the first portion of the elastic layer covers a continuous area over a part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said first portion are extended in the first direction, the first end is located between the first array of bump electrodes and the row of external terminals, in the plan view, and the second end is not covered with sealant, and wherein the second portion of the elastic layer covers a continuous area over another part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said second portion are extended in the first direction, the first end thereof is located between the second array of bump electrodes and the row of external terminals, in the plan view, and the second end thereof is not covered with sealant.
Claim 10
Dependent Claim
101 words
A semiconductor device according to claim 7 , wherein the first array of bump electrodes includes a first row of bump electrodes and a second row of bump electrodes, the second row of bump electrodes is disposed, in the plan view, between the first row of bump electrodes and the row of external terminals, and wherein the second array of bump electrodes includes a third row of bump electrodes and a fourth row of bump electrodes, the fourth row of bump electrodes is disposed, in the plan view, between the third row of bump electrodes and the row of external terminals.
Claim 11
Dependent Claim
50 words
A semiconductor device according to claim 8 , wherein the first and second sides of the rectangular main surface are longer than the third and fourth sides thereof, and wherein the first, second, third and fourth sides of the main surface define the four peripheral edges of the chip, respectively.
Claim 12
Dependent Claim
25 words
A semiconductor device according to claim 9 , wherein the first, second, third and fourth rows of bump electrodes are extended in the first direction.
Claim 13
Dependent Claim
26 words
A semiconductor device according to claim 7 , wherein a minimum interval of the bump electrodes is larger than a minimum interval of the external terminals.
Claim 14
Dependent Claim
29 words
A semiconductor device according to claim 7 , wherein the first, second, third and fourth sides of the main surface define the four peripheral edges of the chip, respectively.
Claim 15
Dependent Claim
64 words
A semiconductor device according to claim 12 , wherein the second end of the first portion of the elastic layer is outside the peripheral edge of the chip along the first side of the main surface, and the second end of the second portion of the elastic layer is outside the peripheral edge of the chip along the second side of the main surface.
Claim 16
Dependent Claim
429 words
An electronic device having a semiconductor device and a mounting substrate, the semiconductor device comprising: a semiconductor chip having a rectangular main surface bounded by first and second sides extending in a first direction, and by third and fourth sides extending in a second direction, perpendicular to said first direction, and having a row of external terminals formed on the main surface; a first array of bump electrodes formed between the row of external terminals and the first side of the main surface, in a plan view of the main surface; a second array of bump electrodes formed between the row of external terminals and the second side of the main surface, in the plan view of the main surface; an elastic layer including a first portion and a second portion, wherein the a first portion of the elastic layer is interposed between the first array of bump electrodes and the main surface of the semiconductor chip, and the second portion of the elastic layer is interposed between the second array of bump electrodes and the main surface of the semiconductor chip; first wirings, formed on the first portion of the elastic layer, electrically connecting the first array of bump electrodes with the row of external terminals; and second wirings, formed on the second portion of the elastic layer, electrically connecting the second array of bump electrodes with the row of external terminals; wherein the first portion of the elastic layer covers a continuous area over a part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said first portion are extended in the first direction, the first end is located between the first array of bump electrodes and the row of external terminals, in the plan view, and the second end is not covered with sealant, and wherein the second portion of the elastic layer covers a continuous area over another part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said second portion are extended in the first direction, the first end thereof is located between the second array of bump electrodes and the row of external terminals, in the plan view, and the second end thereof is not covered with sealant, wherein the mounting substrate is connected with the semiconductor device via the bump electrodes, and wherein the semiconductor chip has a heat expansion coefficient different from that of the mounting substrate.
Claim 17
Dependent Claim
429 words
An electronic device having a semiconductor device and a mounting substrate, the semiconductor device comprising: a semiconductor chip having a rectangular main surface bounded by first and second sides extending in a first direction, and by third and fourth sides extending in a second direction, perpendicular to said first direction, and having a row of external terminals formed on the main surface; a first array of bump electrodes formed between the row of external terminals and the first side of the main surface, in a plan view of the main surface; a second array of bump electrodes formed between the row of external terminals and the second side of the main surface, in the plan view of the main surface; an elastic layer including a first portion and a second portion, wherein the a first portion of the elastic layer is interposed between the first array of bump electrodes and the main surface of the semiconductor chip, and the second portion of the elastic layer is interposed between the second array of bump electrodes and the main surface of the semiconductor chip; first wirings, formed on the first portion of the elastic layer, electrically connecting the first array of bump electrodes with the row of external terminals; and second wirings, formed on the second portion of the elastic layer, electrically connecting the second array of bump electrodes with the row of external terminals; wherein the first portion of the elastic layer covers a continuous area over a part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said first portion are extended in the first direction, the first end is located between the first array of bump electrodes and the row of external terminals, in the plan view, and the second end is not covered with sealant, and wherein the second portion of the elastic layer covers a continuous area over another part of the main surface of the chip and is bounded, in the second direction, by first and second ends thereof, the first and second ends of said second portion are extended in the first direction, the first end thereof is located between the second array of bump electrodes and the row of external terminals, in the plan view, and the second end thereof is not covered with sealant, wherein the mounting substrate is connected with the semiconductor device via the bump electrodes, and wherein the semiconductor chip has a heat expansion coefficient different from that of the mounting substrate.
Claim 18
Dependent Claim
109 words
An electronic device according to claim 14 , wherein the first array of bump electrodes of the semiconductor device includes a first row of bump electrodes and a second row of bump electrodes, the second row of bump electrodes is disposed, in the plan view, between the first row of bump electrodes and the row of external terminals, and wherein the second array of bump electrodes of the semiconductor device includes a third row of bump electrodes and a fourth row of bump electrodes, the fourth row of bump electrodes is disposed, in the plan view, between the third row of bump electrodes and the row of external terminals.
Claim 19
Dependent Claim
50 words
An electronic device according to claim 15 , wherein the first and second sides of the rectangular main surface are longer than the third and fourth sides thereof, and wherein the first, second, third and fourth sides of the main surface define the four peripheral edges of the chip, respectively.
Claim 20
Dependent Claim
25 words
An electronic device according to claim 16 , wherein the first, second, third and fourth rows of bump electrodes are extended in the first direction.
Claim 21
Dependent Claim
30 words
An electronic device according to claim 14 , wherein, in the semiconductor device, a minimum interval of the bump electrodes is larger than a minimum interval of the external terminals.
Claim 22
Dependent Claim
29 words
An electronic device according to claim 14 , wherein the first, second, third and fourth sides of the main surface define the four peripheral edges of the chip, respectively.
Claim 23
Dependent Claim
64 words
An electronic device according to claim 19 , wherein the second end of the first portion of the elastic layer is outside the peripheral edge of the chip along the first side of the main surface, and the second end of the second portion of the elastic layer is outside the peripheral edge of the chip along the second side of the main surface.
References Cited (Backward Citations)
US4246595A
Cited
US5682061A
Cited
US5685885A
Cited
US5258330A
Cited
JPH06504408A
Cited
US5346861A
Cited
US5347159A
Cited
US5679977A
Cited
US5148265A
Cited
US5148266A
Cited
US5448114A
Cited
JPH06181236A
Cited
US5398863A
Cited
JPH07321244A
Cited
JPH0870082A
Cited
US5706174A
Cited
JPH0878574A
Cited
EP0701278A2
Cited
US5602059A
Cited
US5763939A
Cited
US5777391A
Cited
US5801446A
Cited
US5757078A
Cited
JPH09181209A
Cited
US5834339A
Cited
JPH09246417A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-10-28 | 2006-04-29 | 2006-10-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-10-28 | 2010-04-29 | 2010-10-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-10-28 | 2014-04-29 | 2014-10-29 | $7700.00 | Window Closed / Lapsed |