Patent US6242298B1 successfully refreshed from Google Patents.
US6242298B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having epitaxial planar capacitor and method for manufacturing the same
Assignee: Toshiba Corp
•
Filing: 1998-08-28
•
Granted: 2001-06-05
•
Expires: 2018-08-28
Abstract
Abstract A semiconductor memory device includes a memory cell constructed from an epitaxial planar capacitor and a switching transistor. The epitaxial planar capacitor includes a first and a second electrode layers and a dielectric thin film composed of ferroelectric or high dielectric material sandwiched between the first and the second electrode layers. Each of the constituent films of the epitaxial planar capacitors is epitaxial grown on a first main surface of a thin film semiconductor layer. And the switching transistor is formed in a second main surface of the thin film semiconductor layer. The second main surface faces to the first main surface. The memory cells are arranged in a matrix form to construct FRAM, DRAM or another semiconductor memory device. Employing perovskite crystal thin film serving as the dielectric thin film, a memory cell having a large capacity per unit area and high reliability is obtained. Then an ultrahigh density integration of semiconductor memory device is provided. The perovskite crystal is represented by a general formula ABO 3 , wherein A is at least one selected from the group consisting of Ba, Sr and Ca, and B is at least one selected from the group consisting of Ti, Zr, Hf, Sn, (Mg 1/3 Nb 2/3 ), (Mg 1/3 Ta 2/3 ), (Zn 1/3 Nb 2/3 ), (Zn 1/3 Ta 2/3 ), (Mg 1/2 Te 1/2 ), (Co 1/2 W 1/2 ), (Mg 1/2 W 1/2 ), (Mn 1/2 W 1/2 ), (Sc 1/2 Nb 1/2 ), (Mn 1/2 Nb 1/2 ), (Sc 1/2 Ta 1/2 ), (Fe 1/2 Nb 1/2 ), (In 1/2 Nb 1/2 ), (Fe 1/2 Ta 1/2 ), (Cd 1/3 Nb 2/3 ), (Co 1/3 Nb 2/3 ), (Ni 1/3 Nb 2/3 ), (Co 1/3 Ta 2/3 ), (Ni 1/3 Ta 2/3 ).
Inventors
- 👤 Takashi Kawakubo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:21
CPC Classifications
H; H10; H10B; H10B53/00; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/036; H10B12/30; H10B12/33; H10B53/30; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/682; H10B12/31; H10B12/315; H10P; H10P14/00; H10P14/60; H10P14/69; H10P14/692; H10P14/6938; H10P14/69398
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
126 words
A method for manufacturing semiconductor memory device comprising the steps of: (a) growing epitaxially a first electrode layer of capacitor above a first main surface of a semiconductor substrate having first and second main surfaces facing each other; (b) growing epitaxially a dielectric thin film on the first electrode layer; (c) forming a second electrode layer of a capacitor on the dielectric thin film; (d) preparing a supporting substrate and bonding a surface formed above the first main surface of the semiconductor substrate with the supporting substrate through a bonding layer; (e) adjusting thickness of the semiconductor substrate by removing a part of the second main surface of the semiconductor substrate; and (f) forming a switching transistor in the second main surface of the semiconductor substrate.
Claim 2
Independent Claim
126 words
A method for manufacturing semiconductor memory device comprising the steps of: (a) growing epitaxially a first electrode layer of capacitor above a first main surface of a semiconductor substrate having first and second main surfaces facing each other; (b) growing epitaxially a dielectric thin film on the first electrode layer; (c) forming a second electrode layer of a capacitor on the dielectric thin film; (d) preparing a supporting substrate and bonding a surface formed above the first main surface of the semiconductor substrate with the supporting substrate through a bonding layer; (e) adjusting thickness of the semiconductor substrate by removing a part of the second main surface of the semiconductor substrate; and (f) forming a switching transistor in the second main surface of the semiconductor substrate.
Claim 3
Dependent Claim
74 words
The method of claim 1 , after growing epitaxially said first electrode layer, comprising the additional steps of: digging first and second grooves penetrating said first electrode layer and further, selectively removing a part of a first main surface of the semiconductor substrate; burying the first groove with a first insulating film to form a capacitor isolation region; and, burying the second groove with a second insulating film to form an element isolation region.
Claim 4
Dependent Claim
49 words
The method of claim 2 , wherein said step of adjusting thickness exposes the element isolation region, and, after said step of adjusting thickness, comprising the additional steps of; forming a contact plug adjacently to the element isolation region to connect the switching transistor with the first electrode layer.
Claim 5
Dependent Claim
83 words
The method of claim 1 , after growing epitaxially said second electrode layer, comprising the additional steps of: forming a first and a second groove penetrating said second electrode layer, said dielectric thin film and said first electrode layer and further removing selectively a part of the first main surface of said semiconductor substrate; burying the first groove with an insulating film to form a capacitor isolation region; and burying the second groove with another insulating film to form an element isolation region.
Claim 6
Dependent Claim
49 words
The method of claim 4 , wherein said step of adjusting thickness exposes the element isolation region, and, after said step of adjusting thickness, comprising the additional steps of; forming a contact plug adjacently to the element isolation region to connect the switching transistor with the first electrode layer.
Claim 7
Dependent Claim
40 words
The method of claim 4 , after burying said first and said second groove, comprising the additional steps of: forming a conductive thin film above the second electrode layer; and forming a drive line by patterning the conductive thin film.
Claim 8
Dependent Claim
51 words
The method of claim 1 , after adjusting the thickness of said semiconductor substrate, comprising the additional steps of: forming a groove from a second main surface of said semiconductor substrate down to said dielectric thin film; and burying the groove with an insulating film to form an element isolation region.
Claim 9
Dependent Claim
35 words
The method of claim 7 , after forming the groove, comprising the additional steps of: forming a contact plug adjacently to said element isolation region to connect said switching transistor with said first electrode layer.
Claim 10
Dependent Claim
77 words
The method of claim 1 , after adjusting the thickness of said semiconductor substrate, comprising the additional steps of: forming a groove from a second main surface of said semiconductor substrate down to said dielectric thin film; burying the groove with an insulating film to form a capacitor isolation region; etching back a part of the upper portion of the insulating film buried in the groove; and burying a semiconductor single crystal into the etched back portion.
Claim 11
Dependent Claim
46 words
The method of claim 1 , before growing epitaxially said first electrode layer, comprising the additional steps of: forming a second groove in the first main surface of said semiconductor substrate; and burying the second groove with an insulating film to form an element isolation region.
Claim 12
Dependent Claim
82 words
The method of claim 10 , after epitaxially growing said second electrode layer, comprising the additional steps of: forming a first groove penetrating said second electrode layer, said dielectric thin film and said first electrode layer and further selectively removing a part of the first main surface of said semiconductor substrate; burying the first groove with a first insulating film to form a capacitor isolation region; and, burying the second groove with a second insulating film to form an element isolation region.
Claim 13
Dependent Claim
115 words
The method of claim 1 , further comprising the steps of: forming an buried insulating film on the first main surface of the semiconductor substrate, before growing epitaxially the first electrode layer; forming a first groove removing a part of the first electrode layer and exposing the buried insulating film, after growing epitaxially the first electrode layer; forming a second groove penetrating the first electrode layer and the buried insulating film and further selectively removing a part of the first main surface of the semiconductor substrate; burying the first groove with an insulating film to form a capacitor isolation region; and, burying the second groove with another insulating film to form an element isolation region.
Claim 14
Dependent Claim
150 words
The method of claim 1 , wherein said dielectric thin film is a perovskite crystal represented by a general formula ABO 3 , wherein A is at least one selected from the group consisting of Ba, Sr and Ca, and B is at least one selected from the group consisting of Ti, Zr, Hf, Sn, (Mg 1/3 Nb 2/3 ), (Mg 1/3 Ta 2/3 ), (Zn 1/3 Nb 2/3 ), (Zn 1/3 Ta 2/3 ), (Mg 1/2 Te 1/2 ), (Co 1/2 W 1/2 ), (Mg 1/2 W 1/2 ), (Mn 1/2 W 1/2 ), (Sc 1/2 Nb 1/2 ), (Mn 1/2 Nb 1/2 ), (Sc 1/2 Ta 1/2 ), (Fe 1/2 Nb 1/2 ), (In 1/2 Nb 1/2 ), (Fe 1/2 Ta 1/2 ), (Cd 1/3 Nb 2/3 ), (Co 1/3 Nb 2/3 ), (Ni 1/3 Nb 2/3 ), (Co 1/3 Ta 2/3 ), (Ni 1/3 Ta 2/3 ).
Claim 15
Dependent Claim
21 words
The method of claim 13 , wherein said perovskite crystal is barium strontium titanate (Ba x Sr 1−x TiO 3 ).
Claim 16
Independent Claim
177 words
A method for manufacturing a semiconductor memory device comprising the steps of: (a) fabricating a switching transistor on a first semiconductor substrate, planarizing a topmost surface thereof and preparing the topmost surface as a substrate surface; (b) forming a flat first bonding layer, connected to a main electrode region of said switching transistor, over the entire substrate surface; (c) forming a flat second bonding layer over the entire surface of a second semiconductor substrate; (d) aligning said second bonding layer with said first bonding layer; (e) bonding said first and said second semiconductor substrates together; (f) after said step of bonding, adjusting thickness of said second semiconductor substrate to a thickness; (g) forming at least one part of a multilayered structure, comprising a first electrode layer, a dielectric thin film and a second electrode layer, on said second semiconductor substrate by epitaxial growth; and (h) separating said first, second bonding layers and said at least one part of the multilayered structure into a plurality of patterns so that a separate capacitor is available for each memory cell.
Claim 17
Independent Claim
177 words
A method for manufacturing a semiconductor memory device comprising the steps of: (a) fabricating a switching transistor on a first semiconductor substrate, planarizing a topmost surface thereof and preparing the topmost surface as a substrate surface; (b) forming a flat first bonding layer, connected to a main electrode region of said switching transistor, over the entire substrate surface; (c) forming a flat second bonding layer over the entire surface of a second semiconductor substrate; (d) aligning said second bonding layer with said first bonding layer; (e) bonding said first and said second semiconductor substrates together; (f) after said step of bonding, adjusting thickness of said second semiconductor substrate to a thickness; (g) forming at least one part of a multilayered structure, comprising a first electrode layer, a dielectric thin film and a second electrode layer, on said second semiconductor substrate by epitaxial growth; and (h) separating said first, second bonding layers and said at least one part of the multilayered structure into a plurality of patterns so that a separate capacitor is available for each memory cell.
References Cited (Backward Citations)
JPH04216667A
Cited
JPH04291956A
Cited
US5612082A
Cited
US5427973A
Cited
US5418177A
Cited
US5985739A
Cited
US5986301A
Cited
US5602052A
Cited
US5940676A
Cited
US5796648A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-06-04 | 2004-12-04 | 2005-06-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-06-04 | 2008-12-04 | 2009-06-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-06-04 | 2012-12-04 | 2013-06-05 | $7700.00 | Window Closed / Lapsed |