US6226779B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable IC with gate array core and boundary scan capability
Assignee: Xilinx Inc
•
Filing: 2000-04-10
•
Granted: 2001-05-01
•
Expires: 2020-04-10
Abstract
Abstract A mask programmable IC is provided that includes dedicated boundary scan logic in the I/O cells. Valuable core logic resources therefore need not be consumed to implement boundary scan logic. In one embodiment, one boundary scan cell is provided per I/O cell. Another embodiment provides great flexibility in emulating any of several FPGAs in any of several packages. In this embodiment, two boundary scan cells are provided for each I/O pad, each cell alone being capable of providing the boundary scan functions associated with one I/O pad. By selectively choosing which of the boundary scan cells are included in the boundary scan data chain, the order of the boundary scan chain of the emulated FPGA in any of two or more packages can be reproduced. Boundary scan behavior is therefore emulated as well as the programmable logic behavior of the FPGA. In one embodiment, additional programmable interconnect lines traversing each boundary scan cell are provided. These interconnect lines can be used to programmably connect the data output of a first cell to the data input of second cell which need not be adjacent to the first.
Inventors
- 👤 Glenn A. Baxter
- 👤 Kiran B. Buch
- 👤 Edwin S. Law
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:19
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318583
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
85 words
A mask programmable integrated circuit (IC) for replacing a field programmable gate array (FPGA) having boundary scan capability, the mask programmable IC comprising: a gate array core; and a set of Input/Output (I/O) cells providing an interface between signals in the gate array core and signals outside the mask programmable IC, the I/O cells providing boundary scan capability such that the mask programmable IC can perform the same boundary scan functions as the FPGA without implementing the boundary scan functions in the gate array core.
Claim 2
Dependent Claim
85 words
A mask programmable integrated circuit (IC) for replacing a field programmable gate array (FPGA) having boundary scan capability, the mask programmable IC comprising: a gate array core; and a set of Input/Output (I/O) cells providing an interface between signals in the gate array core and signals outside the mask programmable IC, the I/O cells providing boundary scan capability such that the mask programmable IC can perform the same boundary scan functions as the FPGA without implementing the boundary scan functions in the gate array core.
Claim 3
Dependent Claim
85 words
The mask programmable IC of claim 1 , wherein each I/O cell comprises a data input terminal and a data output terminal, the mask programmable IC further comprising: a first programmable interconnect line connecting the data output terminal of a first I/O cell to the gate array core; a second programmable interconnect line connecting the data input terminal of a second I/O cell to the gate array core; and means for programmably connecting the first and second programmable interconnect lines through the gate array core.
Claim 4
Dependent Claim
70 words
A mask programmable integrated circuit (IC) having boundary scan capability, the mask programmable IC comprising: a gate array core; and a set of Input/Output (I/O) cells providing an interface between signals in the gate array core and signals outside the mask programmable IC, the I/O cells providing boundary scan capability such that the IC can perform boundary scan functions without implementing the boundary scan functions in the gate array core.
Claim 5
Dependent Claim
70 words
A mask programmable integrated circuit (IC) having boundary scan capability, the mask programmable IC comprising: a gate array core; and a set of Input/Output (I/O) cells providing an interface between signals in the gate array core and signals outside the mask programmable IC, the I/O cells providing boundary scan capability such that the IC can perform boundary scan functions without implementing the boundary scan functions in the gate array core.
Claim 6
Dependent Claim
85 words
The mask programmable IC of claim 3 , wherein each I/O cell comprises a data input terminal and a data output terminal, the mask programmable IC further comprising: a first programmable interconnect line connecting the data output terminal of a first I/O cell to the gate array core; a second programmable interconnect line connecting the data input terminal of a second I/O cell to the gate array core; and means for programmably connecting the first and second programmable interconnect lines through the gate array core.
Claim 7
Dependent Claim
96 words
The mask programmable IC of claim 3 , wherein each I/O cell comprises a data input terminal and a data output terminal, the mask programmable IC further comprising: means for programming a portion of the gate array core to implement an additional boundary scan function, thereby producing a programmed portion of the gate array core; a first programmable interconnect line connecting the data output terminal of a first I/O cell to the gate array core; and a second programmable interconnect line connecting the data input terminal of a second I/O cell to the gate array core.
Claim 8
Dependent Claim
118 words
The mask programmable IC of claim 3 , wherein each I/O cell comprises a data input terminal and a data output terminal, and wherein the boundary scan functions comprise a boundary scan data chain, the mask programmable IC further comprising: a first programmable interconnect line connecting the data output terminal of a first I/O cell to the gate array core; a second programmable interconnect line connecting the data input terminal of a second I/O cell to the gate array core; means for programmably implementing additional boundary scan logic in the core; and means for programmably connecting the additional logic to the first and second programmable interconnect lines, thereby inserting the additional logic into the boundary scan data chain.
Claim 9
Dependent Claim
84 words
A mask programmable integrated circuit (IC) for replacing a programmable logic device (PLD) having boundary scan capability, the mask programmable IC comprising: a gate array core; and a set of Input/Output (I/O) cells providing an interface between signals in the gate array core and signals outside the mask programmable IC, the I/O cells providing boundary scan capability such that the mask programmable IC can perform the same boundary scan functions as the PLD without implementing the boundary scan functions in the gate array core.
Claim 10
Dependent Claim
84 words
A mask programmable integrated circuit (IC) for replacing a programmable logic device (PLD) having boundary scan capability, the mask programmable IC comprising: a gate array core; and a set of Input/Output (I/O) cells providing an interface between signals in the gate array core and signals outside the mask programmable IC, the I/O cells providing boundary scan capability such that the mask programmable IC can perform the same boundary scan functions as the PLD without implementing the boundary scan functions in the gate array core.
Claim 11
Dependent Claim
85 words
The mask programmable IC of claim 7 , wherein each I/O cell comprises a data input terminal and a data output terminal, the mask programmable IC further comprising: a first programmable interconnect line connecting the data output terminal of a first I/O cell to the gate array core; a second programmable interconnect line connecting the data input terminal of a second I/O cell to the gate array core; and means for programmably connecting the first and second programmable interconnect lines through the gate array core.
References Cited (Backward Citations)
JPS6153827A
Cited
US4912709A
Cited
JPH02146815A
Cited
JPH03117020A
Cited
US5267146A
Cited
JPH04158627A
Cited
US5321277A
Cited
EP0575124A2
Cited
US5394034A
Cited
US5572710A
Cited
US5300835A
Cited
US5550839A
Cited
US5448525A
Cited
US5550843A
Cited
US5517646A
Cited
US5537536A
Cited
US5706296A
Cited
US5732246A
Cited
US5651013A
Cited
US6021513A
Cited
US5805607A
Cited
US5812562A
Cited
US5790561A
Cited
US5991908A
Cited
US6071314A
Cited
US6120551A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-04-30 | 2004-10-30 | 2005-05-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-04-30 | 2008-10-30 | 2009-05-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-04-30 | 2012-10-30 | 2013-05-01 | $7700.00 | Window Closed / Lapsed |