US6120551A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Hardwire logic device emulating an FPGA
Assignee: Xilinx Inc
•
Filing: 1997-09-29
•
Granted: 2000-09-19
•
Expires: 2017-09-29
Abstract
Abstract A hybrid HardWire device is provided that comprises a gate array core and a set of mask programmable I/O cells having I/O characteristics similar to those of an FPGA, i.e., sufficiently the same so the HardWire device can be used as a drop-in replacement for the FPGA with no redesign of the original system. Using this HardWire device, a user's design originally implemented in an FPGA can be emulated in the HardWire device, which then replaces the FPGA in the same board at a lower cost. In another embodiment, the I/O cells are mask programmable such that they can emulate the I/O characteristics of FPGAs from any of two or more FPGA families. This ability reduces the number of separate HardWire devices that must be designed, manufactured, tested, stored, and sold, and also simplifies the software required to convert designs to the new device. Some embodiments of the invention can also emulate other programmable devices such as PLDs.
Inventors
- 👤 Edwin S. Law
- 👤 Kiran B. Buch
- 👤 Glenn A. Baxter
- 👤 Raymond C. Pang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:51
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30
Claims Analysis
Total Claims: 38
Claim 1
Independent Claim
88 words
A mask programmable integrated circuit (IC) for replacing a field programmable gate array (FPGA), the FGPA having a set of input/output (I/O) blocks, the IC comprising: a gate array core; and a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said I/O cells having I/O characteristics similar to those of the FPGA I/O blocks such that substitution of the IC for the FPGA does not require other chances to a system in which the substitution is made.
Claim 2
Dependent Claim
88 words
A mask programmable integrated circuit (IC) for replacing a field programmable gate array (FPGA), the FGPA having a set of input/output (I/O) blocks, the IC comprising: a gate array core; and a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said I/O cells having I/O characteristics similar to those of the FPGA I/O blocks such that substitution of the IC for the FPGA does not require other chances to a system in which the substitution is made.
Claim 3
Independent Claim
98 words
A method for designing a mask programmable integrated circuit (IC) for replacing a field programmable gate array (FPGA), the FPGA comprising a core logic array and a set of input/output (I/O) blocks, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for an FPGA I/O block, the mask programmable I/O cell having I/O characteristics similar to those of the FPGA I/O block; b) placing a set of the I/O cells in the IC; and c) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 4
Independent Claim
98 words
A method for designing a mask programmable integrated circuit (IC) for replacing a field programmable gate array (FPGA), the FPGA comprising a core logic array and a set of input/output (I/O) blocks, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for an FPGA I/O block, the mask programmable I/O cell having I/O characteristics similar to those of the FPGA I/O block; b) placing a set of the I/O cells in the IC; and c) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 5
Dependent Claim
41 words
The method of claim 2, wherein the I/O cells provide I/O characteristics similar to those of the FPGA such that substitution of the IC for the FPGA does not require other changes to a system in which the substitution is made.
Claim 6
Independent Claim
129 words
A method for designing a mask programmable integrated circuit (IC) for replacing any one of two or more different field programmable gate arrays (FPGAs), each FPGA comprising a core logic array and a set of input/output (I/O) blocks, each I/O block having a feature set, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for each FPGA I/O block; b) adding programmable logic to the I/O cell to emulate the feature set of each FPGA I/O block such that the I/O cell has I/O characteristics similar to those of the FPGA I/O block; c) placing a set of the I/O cells in the IC; and d) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 7
Independent Claim
129 words
A method for designing a mask programmable integrated circuit (IC) for replacing any one of two or more different field programmable gate arrays (FPGAs), each FPGA comprising a core logic array and a set of input/output (I/O) blocks, each I/O block having a feature set, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for each FPGA I/O block; b) adding programmable logic to the I/O cell to emulate the feature set of each FPGA I/O block such that the I/O cell has I/O characteristics similar to those of the FPGA I/O block; c) placing a set of the I/O cells in the IC; and d) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 8
Dependent Claim
49 words
The method of claim 4, wherein the I/O cells provide I/O characteristics similar to those of the FPGA in which the user's design was originally implemented such that substitution of the IC for the FPGA does not require other changes to a system in which the substitution is made.
Claim 9
Dependent Claim
101 words
A mask programmable integrated circuit (IC) for replacing a field Programmable gate array (FPGA), the FGPA having a set of input/output (I/O) blocks, the IC comprising: a gate array core; a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said mask programmable I/O cells having I/O characteristics similar to those of the FPGA I/O blocks such that substitution of the IC for the FPGA does not require other chances to a system in which the substitution is made; and additional logic emulating functions present in dedicated logic on the FPGA.
Claim 10
Dependent Claim
101 words
A mask programmable integrated circuit (IC) for replacing a field Programmable gate array (FPGA), the FGPA having a set of input/output (I/O) blocks, the IC comprising: a gate array core; a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said mask programmable I/O cells having I/O characteristics similar to those of the FPGA I/O blocks such that substitution of the IC for the FPGA does not require other chances to a system in which the substitution is made; and additional logic emulating functions present in dedicated logic on the FPGA.
Claim 11
Dependent Claim
34 words
The mask programmable IC of claim 6, wherein: said set of mask programmable I/O cells is placed in a ring around said gate array core; and said additional logic is placed within the ring.
Claim 12
Dependent Claim
19 words
The mask programmable IC of claim 6, wherein said additional logic is placed in the corners of said IC.
Claim 13
Dependent Claim
16 words
The mask programmable IC of claim 6, wherein said additional logic comprises boundary scan control logic.
Claim 14
Dependent Claim
14 words
The mask programmable IC of claim 6, wherein said additional logic comprises configuration logic.
Claim 15
Dependent Claim
15 words
The mask programmable IC of claim 6, wherein said additional logic comprises power-on reset logic.
Claim 16
Dependent Claim
15 words
The mask programmable IC of claim 6, wherein said additional logic comprises a phase-lock loop.
Claim 17
Dependent Claim
15 words
The mask programmable IC of claim 6, wherein said additional logic comprises an on-chip oscillator.
Claim 18
Dependent Claim
15 words
The mask programmable IC of claim 6, wherein said additional logic comprises a global buffer.
Claim 19
Dependent Claim
16 words
The mask programmable IC of claim 6, wherein said additional logic comprises a reference voltage generator.
Claim 20
Dependent Claim
87 words
A mask programmable integrated circuit (IC) for replacing a programmable logic device (PLD), the PLD having a set of input/output (I/O) blocks, the IC comprising: a gate array core; and a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said I/O cells having I/O characteristics similar to those of the PLD I/O blocks such that substitution of the IC for the PLD does not require other changes to a system in which the substitution is made.
Claim 21
Dependent Claim
87 words
A mask programmable integrated circuit (IC) for replacing a programmable logic device (PLD), the PLD having a set of input/output (I/O) blocks, the IC comprising: a gate array core; and a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said I/O cells having I/O characteristics similar to those of the PLD I/O blocks such that substitution of the IC for the PLD does not require other changes to a system in which the substitution is made.
Claim 22
Independent Claim
90 words
A method for designing a mask programmable IC for replacing a programmable logic device (PLD), the PLD comprising a set of input/output (I/O) blocks, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for a PLD I/O block, the mask programmable I/O cell having I/O characteristics similar to those of the PLD I/O block; b) placing a set of the I/O cells in the IC; and c) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 23
Independent Claim
90 words
A method for designing a mask programmable IC for replacing a programmable logic device (PLD), the PLD comprising a set of input/output (I/O) blocks, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for a PLD I/O block, the mask programmable I/O cell having I/O characteristics similar to those of the PLD I/O block; b) placing a set of the I/O cells in the IC; and c) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 24
Dependent Claim
41 words
The method of claim 17, wherein the I/O cells provide I/O characteristics similar to those of the PLD such that substitution of the IC for the PLD does not require other changes to a system in which the substitution is made.
Claim 25
Independent Claim
123 words
A method for designing a mask programmable integrated circuit (IC) for replacing any one of two or more different programmable logic devices (PLDs), each PLD comprising a set of input/output (I/O) blocks, each I/O block having a feature set, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for each PLD I/O block; b) adding programmable logic to the I/O cell to emulate the feature set of each PLD I/O block such that the I/O cell has I/O characteristics similar to those of the PLD I/O block; c) placing a set of the I/O cells in the IC; and d) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 26
Independent Claim
123 words
A method for designing a mask programmable integrated circuit (IC) for replacing any one of two or more different programmable logic devices (PLDs), each PLD comprising a set of input/output (I/O) blocks, each I/O block having a feature set, the method comprising the steps of: a) designing a mask programmable I/O cell replacement for each PLD I/O block; b) adding programmable logic to the I/O cell to emulate the feature set of each PLD I/O block such that the I/O cell has I/O characteristics similar to those of the PLD I/O block; c) placing a set of the I/O cells in the IC; and d) adding a gate array core to the IC, the gate array core programmably interfacing with the I/O cells.
Claim 27
Dependent Claim
49 words
The method of claim 19, wherein the I/O cells provide I/O characteristics similar to those of the PLD in which the user's design was originally implemented such that substitution of the IC for the PLD does not require other changes to a system in which the substitution is made.
Claim 28
Dependent Claim
100 words
A mask programmable integrated circuit (IC) for replacing a programmable logic device (PLD), the PLD having a set of input/output (I/O) blocks, the IC comprising: a gate array core; a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said mask programmable I/O cells having I/O characteristics similar to those of the PLD I/O blocks such that substitution of the IC for the PLD does not require other changes to a system in which the substitution is made; and additional logic emulating functions present in dedicated logic on the PLD.
Claim 29
Dependent Claim
100 words
A mask programmable integrated circuit (IC) for replacing a programmable logic device (PLD), the PLD having a set of input/output (I/O) blocks, the IC comprising: a gate array core; a set of mask programmable I/O cells providing an interface between signals in said core and signals outside the IC, said mask programmable I/O cells having I/O characteristics similar to those of the PLD I/O blocks such that substitution of the IC for the PLD does not require other changes to a system in which the substitution is made; and additional logic emulating functions present in dedicated logic on the PLD.
Claim 30
Dependent Claim
34 words
The mask programmable IC of claim 21, wherein: said set of mask programmable I/O cells is placed in a ring around said gate array core; and said additional logic is placed within the ring.
Claim 31
Dependent Claim
19 words
The mask programmable IC of claim 21, wherein said additional logic is placed in the corners of said IC.
Claim 32
Dependent Claim
16 words
The mask programmable IC of claim 21, wherein said additional logic comprises boundary scan control logic.
Claim 33
Dependent Claim
14 words
The mask programmable IC of claim 21, wherein said additional logic comprises configuration logic.
Claim 34
Dependent Claim
15 words
The mask programmable IC of claim 21, wherein said additional logic comprises power-on reset logic.
Claim 35
Dependent Claim
15 words
The mask programmable IC of claim 21, wherein said additional logic comprises a phase-lock loop.
Claim 36
Dependent Claim
15 words
The mask programmable IC of claim 21, wherein said additional logic comprises an on-chip oscillator.
Claim 37
Dependent Claim
15 words
The mask programmable IC of claim 21, wherein said additional logic comprises a global buffer.
Claim 38
Dependent Claim
16 words
The mask programmable IC of claim 21, wherein said additional logic comprises a reference voltage generator.
References Cited (Backward Citations)
JPS6153827A
Cited
JPH02146815A
Cited
JPH03117020A
Cited
US5267146A
Cited
JPH04158627A
Cited
US5321277A
Cited
US5835751A
Cited
EP0575124A2
Cited
US5394034A
Cited
US5572710A
Cited
US5300835A
Cited
US5550839A
Cited
US5517646A
Cited
US5784291A
Cited
US5732246A
Cited
US5911061A
Cited
US5870586A
Cited
US5761456A
Cited
US6020755A
Cited
US5991908A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-09-19 | 2004-03-20 | 2004-09-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-09-19 | 2008-03-20 | 2008-09-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-09-19 | 2012-03-20 | 2012-09-19 | $7700.00 | Window Closed / Lapsed |