US6154851A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory repair
Assignee: Nanya Technology Corp
•
Filing: 1997-08-05
•
Granted: 2000-11-28
•
Expires: 2017-08-05
Abstract
Abstract Method for repair of a memory array. In particular, a key is provided to inquire a memory array for ascertaining availability of redundant elements and programming a memory for access to such redundant elements. Alternatively, a second test key may be supplied to the memory for programming. In this manner, repair of the memory is effected. The memory may be a single memory integrated circuit (chip) or a memory module located in a system, such as a computer. Such repair may be done locally or remotely without uninstalling the defective memory.
Inventors
- 👤 Joseph C. Sher
- 👤 Gerg A. Blodgett
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 10:25
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/72
Claims Analysis
Total Claims: 53
Claim 1
Independent Claim
81 words
A system comprising: a memory device having a matrix of cells and having signal inputs; and a memory controller in electrical communication with the memory device, the memory controller to provide a sequence of control signals, including RAS and CAS signals, to the signal inputs, the sequence of control signals to condition the memory device to receive a key, the memory device in response to the key put into a mode to repair a defective one of said matrix of cells.
Claim 2
Independent Claim
81 words
A system comprising: a memory device having a matrix of cells and having signal inputs; and a memory controller in electrical communication with the memory device, the memory controller to provide a sequence of control signals, including RAS and CAS signals, to the signal inputs, the sequence of control signals to condition the memory device to receive a key, the memory device in response to the key put into a mode to repair a defective one of said matrix of cells.
Claim 3
Dependent Claim
26 words
A memory controller comprising: a storage device to store information; and logic circuitry configured to initiate a write-column-address-strobe-before-row-address-strobe (WCBR) cycle in response to the information stored.
Claim 4
Dependent Claim
26 words
A memory controller comprising: a storage device to store information; and logic circuitry configured to initiate a write-column-address-strobe-before-row-address-strobe (WCBR) cycle in response to the information stored.
Claim 5
Dependent Claim
100 words
A memory repair system comprising: a first computer system comprising: a processing unit; a memory controller in electrical communication with the processing unit; a memory in electrical communication through RAS, CAS, address, and data signals with the memory controller, the memory including an array of memory cells; and an input/output device in electrical communication with the processing unit; a communication transport in communication with the first system through the input/output device; and a second computer system programmed to repair the memory of the first system, the second computer system in communication with the first computer system through the communication transport.
Claim 6
Dependent Claim
100 words
A memory repair system comprising: a first computer system comprising: a processing unit; a memory controller in electrical communication with the processing unit; a memory in electrical communication through RAS, CAS, address, and data signals with the memory controller, the memory including an array of memory cells; and an input/output device in electrical communication with the processing unit; a communication transport in communication with the first system through the input/output device; and a second computer system programmed to repair the memory of the first system, the second computer system in communication with the first computer system through the communication transport.
Claim 7
Dependent Claim
23 words
A memory repair system, as in claim 3, wherein the second computer system is remotely located with respect to the first computer system.
Claim 8
Dependent Claim
16 words
A memory repair system, as in claim 4, wherein the communication transport comprises reception/transmission communication equipment.
Claim 9
Dependent Claim
24 words
A memory repair system, as in claim 4, wherein the input/output device is selected from a modem, a network interface, and a broadcast receiver/transmitter.
Claim 10
Dependent Claim
20 words
A memory repair system, as in claim 4, wherein the memory controller comprises circuitry for initiating a write-column-address-strobe-before-row-address-strobe (WCBR) cycle.
Claim 11
Dependent Claim
15 words
A memory repair system, as in claim 7, wherein the memory is a memory module.
Claim 12
Independent Claim
118 words
An apparatus comprising: a programmed computer having a memory controller and a memory device, the memory device having a matrix of memory cells, the programmed computer including programming to repair the memory while installed in the computer; the programmed computer operable in response to the programming to condition the memory controller to initiate a reserved cycle, to provide a key to the memory device, without adding a control line, to put the memory device into a mode with the key, to read from the memory device existence of at least one available redundant element, to provide an address to the memory device relating to a defective cell, and to program the memory device for accessing the redundant element.
Claim 13
Independent Claim
118 words
An apparatus comprising: a programmed computer having a memory controller and a memory device, the memory device having a matrix of memory cells, the programmed computer including programming to repair the memory while installed in the computer; the programmed computer operable in response to the programming to condition the memory controller to initiate a reserved cycle, to provide a key to the memory device, without adding a control line, to put the memory device into a mode with the key, to read from the memory device existence of at least one available redundant element, to provide an address to the memory device relating to a defective cell, and to program the memory device for accessing the redundant element.
Claim 14
Independent Claim
88 words
An apparatus comprising: a programmed computer having a memory controller and a memory device, the memory device having a matrix of memory cells, the programmed computer including programming to repair the memory while installed in the computer; the programmed computer operable in response to the programming to condition the memory controller to initiate at least one column-address-strobe-before-row-address-strobe (CBR) cycle, to provide a key to the memory device, to put the memory device into a mode with the key, and to identify a defective cell of the memory device.
Claim 15
Independent Claim
88 words
An apparatus comprising: a programmed computer having a memory controller and a memory device, the memory device having a matrix of memory cells, the programmed computer including programming to repair the memory while installed in the computer; the programmed computer operable in response to the programming to condition the memory controller to initiate at least one column-address-strobe-before-row-address-strobe (CBR) cycle, to provide a key to the memory device, to put the memory device into a mode with the key, and to identify a defective cell of the memory device.
Claim 16
Dependent Claim
20 words
An apparatus, as in claim 10, wherein the CBR cycle is selected from read CBR cycles and write CBR cycles.
Claim 17
Independent Claim
135 words
A system comprising: a programmed computer having a memory controller and a memory device, the memory device having a matrix of memory cells, the programmed computer including programming to repair the memory while installed in the computer; the programmed computer operable in response to the programming to condition the memory controller to initiate at least one reserved cycle, to provide at least one key to the memory device, to put the memory device into at least one mode with the key, to identify any defective cell of the memory cells, to read from the memory device existence availability of at least one redundant element, to provide at least one address to the memory device relating to the defective cell, and to program the memory device for accessing the redundant element to replace the defective cell.
Claim 18
Independent Claim
135 words
A system comprising: a programmed computer having a memory controller and a memory device, the memory device having a matrix of memory cells, the programmed computer including programming to repair the memory while installed in the computer; the programmed computer operable in response to the programming to condition the memory controller to initiate at least one reserved cycle, to provide at least one key to the memory device, to put the memory device into at least one mode with the key, to identify any defective cell of the memory cells, to read from the memory device existence availability of at least one redundant element, to provide at least one address to the memory device relating to the defective cell, and to program the memory device for accessing the redundant element to replace the defective cell.
Claim 19
Independent Claim
119 words
A method for repair of a memory device having at least one defective memory cell in an array of memory cells, the method comprising: providing a reserved cycle to the memory device by transitioning in sequence a WE signal, a CAS signal, and a RAS signal; providing at least one key to the memory device while in the reserved cycle; putting the memory device into at least one mode with the key; identifying the defective memory cell; reading from the memory device existence of at least one available redundant element; providing an address to the memory device relating to the defective memory cell; and programming the memory device for accessing the redundant element instead of the defective memory cell.
Claim 20
Independent Claim
119 words
A method for repair of a memory device having at least one defective memory cell in an array of memory cells, the method comprising: providing a reserved cycle to the memory device by transitioning in sequence a WE signal, a CAS signal, and a RAS signal; providing at least one key to the memory device while in the reserved cycle; putting the memory device into at least one mode with the key; identifying the defective memory cell; reading from the memory device existence of at least one available redundant element; providing an address to the memory device relating to the defective memory cell; and programming the memory device for accessing the redundant element instead of the defective memory cell.
Claim 21
Dependent Claim
15 words
A method, as in claim 13, wherein the memory device is programmed with the address.
Claim 22
Dependent Claim
19 words
A method, as in claim 13, wherein putting the memory device into the mode comprises: unlocking the memory device.
Claim 23
Dependent Claim
31 words
A method, as in claim 13, further comprising: after reading, receiving a test key to the memory device; and putting the memory device into a program mode with the test key.
Claim 24
Dependent Claim
23 words
A method, as in claim 16, wherein the step of putting the memory device into the program mode comprises: unlocking the memory device.
Claim 25
Independent Claim
80 words
A method of repairing a portion of a memory having matrix of memory elements, the matrix comprising a defective element and a redundant element, the method comprising: providing a sequence of signals including a RAS signal and a CAS signal to the memory; invoking a reserved cycle of the memory; providing a code key to the memory; invoking a inquiry mode using the code key; identifying a location associated with the defective element; and determining availability of the redundant element.
Claim 26
Independent Claim
80 words
A method of repairing a portion of a memory having matrix of memory elements, the matrix comprising a defective element and a redundant element, the method comprising: providing a sequence of signals including a RAS signal and a CAS signal to the memory; invoking a reserved cycle of the memory; providing a code key to the memory; invoking a inquiry mode using the code key; identifying a location associated with the defective element; and determining availability of the redundant element.
Claim 27
Dependent Claim
23 words
A method as in claim 18, further comprising: providing a program key to the memory; and invoking a program mode of the memory.
Claim 28
Dependent Claim
32 words
A method, as in claim 19, further comprising: providing another sequence of signals to the memory; invoking another reserved cycle of the memory; and conditioning the memory to process the program key.
Claim 29
Dependent Claim
30 words
A method, as in claim 20, wherein the step of conditioning comprises: receiving an address to the memory; and programming the memory with the address for accessing the redundant element.
Claim 30
Dependent Claim
16 words
A method, as in claim 21, further comprising: unlocking the memory for invoking the program mode.
Claim 31
Independent Claim
109 words
An apparatus comprising: a programmed computer comprising: a memory including programming and at least one memory device, the memory device having a matrix of cells and having signal inputs; and a memory controller including a RAS signal and a CAS signal in electrical communication through the RAS signal and the CAS signal with the memory device, the memory controller to provide a sequence of control signals to the signal inputs in response to the programming, the sequence of control signals to condition the memory device to receive a key, the key to put the memory device into a mode for repairing a defective one of said matrix of cells.
Claim 32
Independent Claim
109 words
An apparatus comprising: a programmed computer comprising: a memory including programming and at least one memory device, the memory device having a matrix of cells and having signal inputs; and a memory controller including a RAS signal and a CAS signal in electrical communication through the RAS signal and the CAS signal with the memory device, the memory controller to provide a sequence of control signals to the signal inputs in response to the programming, the sequence of control signals to condition the memory device to receive a key, the key to put the memory device into a mode for repairing a defective one of said matrix of cells.
Claim 33
Independent Claim
118 words
A method for repairing a memory module while installed in a computer, the memory module having a plurality of memory chips each having an array of memory elements, the method comprising: providing a reserved sequence of control signals including RAS and CAS signals to the memory module; initiating a memory test of the memory module while installed in the computer; identifying a defective cell of said memory elements; locating which memory chip of said memory chips includes the defective cell; initiating a test mode for the memory chip while installed in the computer; determining availability of a redundant element of said memory elements; and programming the memory chip to access the redundant element instead of the defective cell.
Claim 34
Independent Claim
118 words
A method for repairing a memory module while installed in a computer, the memory module having a plurality of memory chips each having an array of memory elements, the method comprising: providing a reserved sequence of control signals including RAS and CAS signals to the memory module; initiating a memory test of the memory module while installed in the computer; identifying a defective cell of said memory elements; locating which memory chip of said memory chips includes the defective cell; initiating a test mode for the memory chip while installed in the computer; determining availability of a redundant element of said memory elements; and programming the memory chip to access the redundant element instead of the defective cell.
Claim 35
Dependent Claim
20 words
A method, as in claim 24, further comprising: repeating the steps of the method until all defective cells are repaired.
Claim 36
Independent Claim
117 words
A method for repair of a memory while installed in a computer, the memory having an array of cells, the method for repairing one or more bit errors in the array, the method comprising: providing a reserved cycle to the memory while installed in the computer; providing a first test key to the memory while installed in the computer; activating a test mode in response to the first test key; determining locations of one or more defective cells; ascertaining availability of one or more spare cells; activating a program mode in response to a second test key; providing a location associated with one or more of the defective cells; and using the location to program the memory.
Claim 37
Independent Claim
117 words
A method for repair of a memory while installed in a computer, the memory having an array of cells, the method for repairing one or more bit errors in the array, the method comprising: providing a reserved cycle to the memory while installed in the computer; providing a first test key to the memory while installed in the computer; activating a test mode in response to the first test key; determining locations of one or more defective cells; ascertaining availability of one or more spare cells; activating a program mode in response to a second test key; providing a location associated with one or more of the defective cells; and using the location to program the memory.
Claim 38
Dependent Claim
18 words
A method, as in claim 26, wherein the spare cells are selected from redundant rows and redundant columns.
Claim 39
Dependent Claim
18 words
A method, as in claim 26, wherein the memory is one of plurality of memories of a module.
Claim 40
Dependent Claim
28 words
A method, as in claim 26, wherein the memory includes at least one antifuse bank, the antifuse bank being programmed with an address associated with the defective cells.
Claim 41
Dependent Claim
30 words
A method, as in claim 29, wherein the antifuse bank is programmed with a programming voltage, the programming voltage provided by at least one voltage pump internal to the memory.
Claim 42
Dependent Claim
20 words
A method, as in claim 26, further comprising: unlocking the memory prior to invoking the program or the test mode.
Claim 43
Dependent Claim
13 words
A method, as in claim 31, wherein unlocking comprises providing another reserved cycle.
Claim 44
Dependent Claim
22 words
A method, as in claim 32, wherein the reserved cycle includes information selected from the group consisting of address and data information.
Claim 45
Dependent Claim
34 words
A method, as in claim 26, wherein the spare cells are selected from a spare block of cells, a spare row of cells, a spare column of cells, and a spare sequence of cells.
Claim 46
Dependent Claim
22 words
A method, as in claim 26, further comprising: providing a second test key in response to the availability of the spare cells.
Claim 47
Dependent Claim
19 words
A method, as in claim 35, further comprising: providing another reserved cycle prior to providing the second test key.
Claim 48
Dependent Claim
25 words
A memory controller comprising: a register to store information; and logic circuitry configured to initiate a write-column-address-strobe-before-row-address-strobe (WCBR) cycle in response to the information stored.
Claim 49
Dependent Claim
25 words
A memory controller comprising: a register to store information; and logic circuitry configured to initiate a write-column-address-strobe-before-row-address-strobe (WCBR) cycle in response to the information stored.
Claim 50
Dependent Claim
14 words
A memory controller, as in claim 37, wherein the register is an address register.
Claim 51
Dependent Claim
25 words
A memory controller comprising: a decoder to store information; and logic circuitry configured to initiate a write-column-address-strobe-before-row-address-strobe (WCBR) cycle in response to the information stored.
Claim 52
Dependent Claim
25 words
A memory controller comprising: a decoder to store information; and logic circuitry configured to initiate a write-column-address-strobe-before-row-address-strobe (WCBR) cycle in response to the information stored.
Claim 53
Dependent Claim
14 words
A memory controller, as in claim 39, wherein the decoder is an address decoder.
References Cited (Backward Citations)
US5337318A
Cited
US5502814A
Cited
US5359560A
Cited
US5550394A
Cited
US5519657A
Cited
US5548555A
Cited
US5473573A
Cited
US5583822A
Cited
US5701270A
Cited
US5761145A
Cited
US5617366A
Cited
US5657280A
Cited
US5795797A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-11-28 | 2004-05-29 | 2004-11-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-11-28 | 2008-05-29 | 2008-11-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-11-28 | 2012-05-29 | 2012-11-28 | $7700.00 | Window Closed / Lapsed |