US6138267A — Reliability verification device for detecting por…

Claim 1

Independent Claim 207 words

A semiconductor integrated circuit reliability verification device for examining transistor-level design information on a circuit to be verified to detect any portion of the design that may cause circuit malfunction due to the effects of switching noise, comprising: partial circuit network detecting means for detecting information concerning partial circuit networks that form part of a circuit to be verified, based on information equivalent to a transistor-level net list for the circuit to be verified; maximum resistance calculating means for calculating the maximum resistance that occurs while the channel connected component, which is the driver, is operating, based on the information concerning said partial circuit network detected by said partial circuit network detecting means; gate capacitance calculating means for calculating the total gate capacitance for the portions but the inverter of a driven circuit driven by said driver, based on the information concerning said partial circuit network detected by said partial circuit network detecting means; and error judging means for calculating the value of evaluation function, based on said value of maximum resistance calculated by said maximum resistance calculating means and said total gate capacitance calculated by said gate capacitance calculating means, and judging whether or not said calculated value is in violation of the pre-established design criteria.

Claim 2

Dependent Claim 207 words

A semiconductor integrated circuit reliability verification device for examining transistor-level design information on a circuit to be verified to detect any portion of the design that may cause circuit malfunction due to the effects of switching noise, comprising: partial circuit network detecting means for detecting information concerning partial circuit networks that form part of a circuit to be verified, based on information equivalent to a transistor-level net list for the circuit to be verified; maximum resistance calculating means for calculating the maximum resistance that occurs while the channel connected component, which is the driver, is operating, based on the information concerning said partial circuit network detected by said partial circuit network detecting means; gate capacitance calculating means for calculating the total gate capacitance for the portions but the inverter of a driven circuit driven by said driver, based on the information concerning said partial circuit network detected by said partial circuit network detecting means; and error judging means for calculating the value of evaluation function, based on said value of maximum resistance calculated by said maximum resistance calculating means and said total gate capacitance calculated by said gate capacitance calculating means, and judging whether or not said calculated value is in violation of the pre-established design criteria.

Claim 3

Dependent Claim 76 words

The semiconductor integrated circuit reliability verification device as set forth in claim 1, wherein said partial circuit network detecting means at least detects from design information on said verified circuit, as information concerning a partial circuit network, information concerning connection relationship between transistors that form said channel connected component and transistors that form the circuit portion but the inverter of the driven circuit as well as concerning parasitic resistances on the wiring that connects such transistors.

Claim 4

Dependent Claim 53 words

The semiconductor integrated circuit reliability verification device as set forth in claim 1, wherein said maximum resistance calculating means substitutes for resistances the transistors that form said channel connected component of said partial circuit network, and calculates the maximum value of resistance by synthesizing such resistances and said parasitic resistances on said wiring.

Claim 5

Dependent Claim 116 words

The semiconductor integrated circuit reliability verification device as set forth in claim 1, wherein, said partial circuit network detecting means at least detects from design information on said verified circuit, as information concerning a partial circuit network, information concerning connection relationship between transistors that form said channel connected component and transistors that form the circuit portion but the inverter of the driven circuit as well as concerning parasitic resistances on the wiring that connects such transistors, and said maximum resistance calculating means substitutes for resistances the transistors that form said channel connected component of said partial circuit network, and calculates the maximum value of resistance by synthesizing such resistances and said parasitic resistances on said wiring.

Claim 6

Dependent Claim 25 words

The semiconductor integrated circuit reliability verification device as set forth in claim 1, wherein, said circuit to be verified is a synchronous circuit of CMOS.

Claim 7

Dependent Claim 166 words

A semiconductor integrated circuit reliability verification method for examining transistor-level design information on a circuit to be verified to detect any portion of the design that may cause circuit malfunction due to the effects of switching noise, comprising the steps of: detecting information concerning partial circuit networks that form part of a circuit to be verified, based on information equivalent to a transistor-level net list for the circuit to be verified; calculating the maximum resistance that occurs while the channel connected component, which is the driver, is operating, based on the information concerning said partial circuit network thus detected; calculating the total gate capacitance for the portions but the inverter of a driven circuit driven by said driver, based on the information concerning said partial circuit network thus detected; and calculating the value of evaluation function, based on said value of maximum resistance and said total gate capacitance thus calculated, and judging whether or not said calculated value is in violation of the pre-established design criteria.

Claim 8

Dependent Claim 166 words

A semiconductor integrated circuit reliability verification method for examining transistor-level design information on a circuit to be verified to detect any portion of the design that may cause circuit malfunction due to the effects of switching noise, comprising the steps of: detecting information concerning partial circuit networks that form part of a circuit to be verified, based on information equivalent to a transistor-level net list for the circuit to be verified; calculating the maximum resistance that occurs while the channel connected component, which is the driver, is operating, based on the information concerning said partial circuit network thus detected; calculating the total gate capacitance for the portions but the inverter of a driven circuit driven by said driver, based on the information concerning said partial circuit network thus detected; and calculating the value of evaluation function, based on said value of maximum resistance and said total gate capacitance thus calculated, and judging whether or not said calculated value is in violation of the pre-established design criteria.

Claim 9

Dependent Claim 76 words

The semiconductor integrated circuit reliability verification method as set forth in claim 6, wherein said partial circuit network detecting step at least detects from design information on said verified circuit, as information concerning a partial circuit network, information concerning connection relationship between transistors that form said channel connected component and transistors that form the circuit portion but the inverter of the driven circuit as well as concerning parasitic resistances on the wiring that connects such transistors.

Claim 10

Dependent Claim 57 words

The semiconductor integrated circuit reliability verification method as set forth in claim 6, wherein said maximum resistance calculating step further comprising steps of substituting for resistances the transistors that form said channel connected component of said partial circuit network, and calculating the maximum value of resistance by synthesizing such resistances and said parasitic resistances on said wiring.

Claim 11

Dependent Claim 120 words

The semiconductor integrated circuit reliability verification method as set forth in claim 6, wherein said partial circuit network detecting step at least detects from design information on said verified circuit, as information concerning a partial circuit network, information concerning connection relationship between transistors that form said channel connected component and transistors that form the circuit portion but the inverter of the driven circuit as well as concerning parasitic resistances on the wiring that connects such transistors, and said maximum resistance calculating step further comprising steps of substituting for resistances the transistors that form said channel connected component of said partial circuit network, and calculating the maximum value of resistance by synthesizing such resistances and said parasitic resistances on said wiring.

Claim 12

Dependent Claim 25 words

The semiconductor integrated circuit reliability verification method as set forth in claim 6, wherein said circuit to be verified is a synchronous circuit of CMOS.

Claim 13

Dependent Claim 183 words

A computer readable memory storing a verification program that controls the operation of a semiconductor integrated circuit reliability verification device for examining transistor-level design information on a circuit to be verified to detect any portion of the design that may cause circuit malfunction due to the effects of switching noise, wherein said verification program comprising the steps of: detecting information concerning partial circuit networks that form part of a circuit to be verified, based on information equivalent to a transistor-level net list for the circuit to be verified; calculating the maximum resistance that occurs while the channel connected component, which is the driver, is operating, based on the information concerning said partial circuit network thus detected; calculating the total gate capacitance for the portions but the inverter of a driven circuit driven by said driver, based on the information concerning said partial circuit network thus detected; and calculating the value of evaluation function, based on said value of maximum resistance and said total gate capacitance thus calculated, and judging whether or not said calculated value is in violation of the pre-established design criteria.

Claim 14

Dependent Claim 183 words

A computer readable memory storing a verification program that controls the operation of a semiconductor integrated circuit reliability verification device for examining transistor-level design information on a circuit to be verified to detect any portion of the design that may cause circuit malfunction due to the effects of switching noise, wherein said verification program comprising the steps of: detecting information concerning partial circuit networks that form part of a circuit to be verified, based on information equivalent to a transistor-level net list for the circuit to be verified; calculating the maximum resistance that occurs while the channel connected component, which is the driver, is operating, based on the information concerning said partial circuit network thus detected; calculating the total gate capacitance for the portions but the inverter of a driven circuit driven by said driver, based on the information concerning said partial circuit network thus detected; and calculating the value of evaluation function, based on said value of maximum resistance and said total gate capacitance thus calculated, and judging whether or not said calculated value is in violation of the pre-established design criteria.

Claim 15

Dependent Claim 73 words

The computer readable memory as set forth in claim 11, wherein said partial circuit network detecting step at least detects from design information on said verified circuit, as information concerning a partial circuit network, information concerning connection relationship between transistors that form said channel connected component and transistors that form the circuit portion but the inverter of the driven circuit as well as concerning parasitic resistances on the wiring that connects such transistors.

Claim 16

Dependent Claim 54 words

The computer readable memory as set forth in claim 11, wherein said maximum resistance calculating step further comprising steps of substituting for resistances the transistors that form said channel connected component of said partial circuit network, and calculating the maximum value of resistance by synthesizing such resistances and said parasitic resistances on said wiring.

Claim 17

Dependent Claim 117 words

The computer readable memory as set forth in claim 11, wherein said partial circuit network detecting step at least detects from design information on said verified circuit, as information concerning a partial circuit network, information concerning connection relationship between transistors that form said channel connected component and transistors that form the circuit portion but the inverter of the driven circuit as well as concerning parasitic resistances on the wiring that connects such transistors, and said maximum resistance calculating step further comprising steps of substituting for resistances the transistors that form said channel connected component of said partial circuit network, and calculating the maximum value of resistance by synthesizing such resistances and said parasitic resistances on said wiring.

Claim 18

Dependent Claim 22 words

The computer readable memory as set forth in claim 11, wherein said circuit to be verified is a synchronous circuit of CMOS.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2003-10-24	2004-04-24	2004-10-24	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2007-10-24	2008-04-24	2008-10-24	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2011-10-24	2012-04-24	2012-10-24	$7700.00	Window Closed / Lapsed

Reliability verification device for detecting portion of design that may cause malfunction of semiconductor integrated circuit and its verifying method

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag