Patent US6133098A successfully refreshed from Google Patents.
US6133098A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for making and programming and operating a dual-bit multi-level ballistic flash memory
Assignee: Halo LSI Design and Device Technology Inc
•
Filing: 1999-05-17
•
Granted: 2000-10-17
•
Expires: 2019-05-17
Abstract
Abstract An fast program, ultra-high density, dual-bit, multi-level flash memory process, which can be applied to a ballistic step split gate side wall transistor, or to a ballistic planar split gate side wall transistor, which enables program operation by low voltage requirement on the floating gate during program is described. Two side wall floating gates are paired with a single word line select gate, and word lines are arranged to be perpendicular both the bit lines and control gate lines. Two adjacent memory cells on the same word line do not require an isolation region. Also, the isolation region between adjacent memory cells sharing the same bitline is defined by the minimum lithography feature, utilizing a self align fill technique. Adjacent memory cells on the same word line share bitline diffusion as well as a third poly control gate. Control gates allow program and read access to the individual floating gate. In addition to the dual-bit nature of the cell, density can be even further improved by multi-level storage. In one embodiment, the dual multi-level structure is applied to the ballistic step split gate side wall transistor. In a second embodiment, the dual multi-level structure is applied to the ballistic planar split gate side wall transistor. Both types of ballistic transistors provide fast, low voltage programming. The control gates are used to override or suppress the various threshold voltages on associated floating gates, in order to program to and read from individual floating gates. The targets for this non-volatile memory array are to provide the capabilities of high speed, low voltage programming (band width) and high density storage.
Inventors
- 👤 Seiki Ogura
- 👤 Tomoko Ogura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:56
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0441; G11C16/0458; G11C16/0466; G11C16/0475; H; H10; H10B; H10B41/00; H10B41/30; H10B41/35; H10B69/00; G11C2211/00; G11C2211/56; G11C2211/561; G11C2211/5612
Claims Analysis
Total Claims: 67
Claim 1
Independent Claim
393 words
A method for fabricating a flash memory device comprising: forming a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a first polysilicon layer overlying said gate silicon oxide layer; depositing a first nitride layer overlying said first polysilicon layer; patterning said first polysilicon layer and said first nitride layer to form word gates wherein a gap is left between two of said word gates; forming a first insulating layer on the sidewalls of said word gates; depositing a second polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said second polysilicon layer to leave disposable polysilicon spacers on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable polysilicon spacers act as an implantation mask; thereafter removing said disposable polysilicon spacers; depositing a third polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said third polysilicon layer to leave polysilicon spacers on the sidewalls of said word gates wherein said polysilicon spacers form sidewall floating gates; forming a second insulating layer on said sidewall floating gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said floating gates act as an implantation mask; coating a gap filling material over the surface of said substrate wherein said gap-filling material fills said gap between said two of said word gates; planarizing said gap-filling material; patterning said word gates and said floating gates to form a slit cut in the direction of a bit line and a gap wherein said gap-filling material protects said bit diffusion region from overetching; thereafter removing said gap-filling material; forming a third insulating layer on said slit cut sidewalls of said word gates and said floating gates; filling said gap created by said patterning with an oxide layer; depositing a fourth polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said fourth polysilicon layer to said nitride layer and overetching said fourth polysilicon layer; thereafter oxidizing said fourth polysilicon layer wherein said fourth polysilicon layer forms a control gate; thereafter removing said nitride layer; and depositing a fifth polysilicon layer overlying said substrate wherein said fifth polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 2
Independent Claim
393 words
A method for fabricating a flash memory device comprising: forming a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a first polysilicon layer overlying said gate silicon oxide layer; depositing a first nitride layer overlying said first polysilicon layer; patterning said first polysilicon layer and said first nitride layer to form word gates wherein a gap is left between two of said word gates; forming a first insulating layer on the sidewalls of said word gates; depositing a second polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said second polysilicon layer to leave disposable polysilicon spacers on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable polysilicon spacers act as an implantation mask; thereafter removing said disposable polysilicon spacers; depositing a third polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said third polysilicon layer to leave polysilicon spacers on the sidewalls of said word gates wherein said polysilicon spacers form sidewall floating gates; forming a second insulating layer on said sidewall floating gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said floating gates act as an implantation mask; coating a gap filling material over the surface of said substrate wherein said gap-filling material fills said gap between said two of said word gates; planarizing said gap-filling material; patterning said word gates and said floating gates to form a slit cut in the direction of a bit line and a gap wherein said gap-filling material protects said bit diffusion region from overetching; thereafter removing said gap-filling material; forming a third insulating layer on said slit cut sidewalls of said word gates and said floating gates; filling said gap created by said patterning with an oxide layer; depositing a fourth polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said fourth polysilicon layer to said nitride layer and overetching said fourth polysilicon layer; thereafter oxidizing said fourth polysilicon layer wherein said fourth polysilicon layer forms a control gate; thereafter removing said nitride layer; and depositing a fifth polysilicon layer overlying said substrate wherein said fifth polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 3
Dependent Claim
22 words
The method according to claim 1 wherein said gate silicon oxide layer has a thickness of between about 6 and 10 nanometers.
Claim 4
Dependent Claim
27 words
The method according to claim 1 wherein said first polysilicon layer is deposited by chemical vapor deposition to a thickness of between about 150 and 250 nanometers.
Claim 5
Dependent Claim
27 words
The method according to claim 1 wherein said first nitride layer is deposited by chemical vapor deposition to a thickness of between about 20 and 50 nanometers.
Claim 6
Dependent Claim
37 words
The method according to claim 1 wherein said first insulating layer is formed by thermally growing a silicon oxide layer to a thickness of between about 5 and 10 nanometers on the sidewalls of said word gates.
Claim 7
Dependent Claim
40 words
The method according to claim 1 wherein said first insulating layer is formed by depositing a silicon oxide layer by chemical vapor deposition to a thickness of between about 5 and 10 nanometers on the sidewalls of said word gates.
Claim 8
Dependent Claim
36 words
The method according to claim 1 wherein said first insulating layer is formed by depositing a silicon nitride layer to a thickness of between about 5 and 10 nanometers on the sidewalls of said word gates.
Claim 9
Dependent Claim
42 words
The method according to claim 1 wherein said first insulating layer is formed by depositing a silicon oxide layer and a silicon nitride layer to a combined thickness of between about 5 and 10 nanometers on the sidewalls of said word gates.
Claim 10
Dependent Claim
21 words
The method according to claim 1 wherein said second polysilicon layer has a thickness of between about 20 and 50 nanometers.
Claim 11
Dependent Claim
21 words
The method according to claim 1 wherein said step of removing said disposable polysilicon spacers comprises a dry chemical anisotropic etch.
Claim 12
Dependent Claim
64 words
The method according to claim 1 after said step of removing said disposable polysilicon spacers further comprising: removing said gate silicon oxide layer not covered by said word gates; depositing a second gate silicon oxide layer to a thickness of between about 6.5 and 9.0 nanometers; and oxidizing said second gate oxide layer to increase said thickness to between about 7.5 and 10.0 nanometers.
Claim 13
Dependent Claim
14 words
The method according to claim 11 further comprising nitriding said second gate oxide layer.
Claim 14
Dependent Claim
28 words
The method according to claim 11 further comprising depositing a silicon rich oxide overlying said second gate oxide layer to a thickness of up to about 10 nanometers.
Claim 15
Dependent Claim
21 words
The method according to claim 1 wherein said third polysilicon layer has a thickness of between about 120 and 180 nanometers.
Claim 16
Dependent Claim
26 words
The method according to claim 1 wherein said second insulating layer comprises silicon oxide deposited by chemical vapor deposition to a thickness of about 10 nanometers.
Claim 17
Dependent Claim
26 words
The method according to claim 1 wherein said second insulating layer comprises silicon nitride deposited by chemical vapor deposition to a thickness of about 10 nanometers.
Claim 18
Dependent Claim
52 words
The method according to claim 1 wherein said gap-filling material comprises photoresist having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said photoresist is hardened by deep UV light and wherein said hardened photoresist is planarized to said first nitride layer.
Claim 19
Dependent Claim
41 words
The method according to claim 1 wherein said gap-filling material comprises spin-on-glass having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said spin-on-glass is planarized to said first nitride layer.
Claim 20
Dependent Claim
43 words
The method according to claim 1 wherein said gap-filling material comprises borophosphosilicate glass (BPSG) having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said BPSG is planarized to said first nitride layer.
Claim 21
Dependent Claim
36 words
The method according to claim 1 further comprising implanting boron ions into said semiconductor substrate underlying said slit cut wherein said boron ions block leakage current between adjacent said word gate and said floating gate channels.
Claim 22
Dependent Claim
24 words
The method according to claim 1 wherein said third insulating layer comprises silicon oxide having a thickness of between about 6 and 10 nanometers.
Claim 23
Dependent Claim
54 words
The method according to claim 1 before said step of depositing said fourth polysilicon layer further comprising: removing said second insulating layer overlying said floating gates; and depositing a fourth insulating layer overlying said floating gates wherein said fourth insulating layer comprises silicon nitride having a thickness of between about 6 and 10 nanometers.
Claim 24
Dependent Claim
23 words
The method according to claim 1 wherein said fifth polysilicon layer is deposited to a thickness of between about 150 and 200 nanometers.
Claim 25
Dependent Claim
12 words
The method according to claim 1 further comprising siliciding said word line.
Claim 26
Independent Claim
359 words
A method for fabricating a flash memory device comprising: forming a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a first polysilicon layer overlying said gate silicon oxide layer; depositing a first nitride layer overlying said first polysilicon layer; patterning said first polysilicon layer and said first nitride layer to form word gates wherein a gap is left between two of said word gates; forming a first insulating layer on the sidewalls of said word gates; depositing a second polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said second polysilicon layer to leave disposable polysilicon spacers on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable polysilicon spacers act as an implantation mask; thereafter removing said disposable polysilicon spacers; depositing a third polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said third polysilicon layer to leave polysilicon spacers on the sidewalls of said word gates wherein said polysilicon spacers form sidewall floating gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said floating gates act as an implantation mask; thereafter forming a cut in said sidewall floating gates in the direction of a bit line; etching away said nitride layer over said word gates in the area of said cut; forming a second insulating layer on said sidewall floating gates; depositing a fourth polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said fourth polysilicon layer to said nitride layer and overetching said fourth polysilicon layer; thereafter oxidizing said fourth polysilicon layer wherein said fourth polysilicon layer forms a control gate; etching away said word gate in the area of said cut leaving a void between word gates; filling said void between word gates with an oxide layer and planarizing said oxide layer; thereafter removing said nitride layer; and depositing a fifth polysilicon layer overlying said substrate wherein said fifth polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 27
Independent Claim
359 words
A method for fabricating a flash memory device comprising: forming a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a first polysilicon layer overlying said gate silicon oxide layer; depositing a first nitride layer overlying said first polysilicon layer; patterning said first polysilicon layer and said first nitride layer to form word gates wherein a gap is left between two of said word gates; forming a first insulating layer on the sidewalls of said word gates; depositing a second polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said second polysilicon layer to leave disposable polysilicon spacers on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable polysilicon spacers act as an implantation mask; thereafter removing said disposable polysilicon spacers; depositing a third polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said third polysilicon layer to leave polysilicon spacers on the sidewalls of said word gates wherein said polysilicon spacers form sidewall floating gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said floating gates act as an implantation mask; thereafter forming a cut in said sidewall floating gates in the direction of a bit line; etching away said nitride layer over said word gates in the area of said cut; forming a second insulating layer on said sidewall floating gates; depositing a fourth polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said fourth polysilicon layer to said nitride layer and overetching said fourth polysilicon layer; thereafter oxidizing said fourth polysilicon layer wherein said fourth polysilicon layer forms a control gate; etching away said word gate in the area of said cut leaving a void between word gates; filling said void between word gates with an oxide layer and planarizing said oxide layer; thereafter removing said nitride layer; and depositing a fifth polysilicon layer overlying said substrate wherein said fifth polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 28
Dependent Claim
70 words
The method according to claim 25 further comprising: depositing a photoresist material between said floating gates; vertically etching said photoresist to leave said photoresist halfway up said floating gates; and hardening said photoresist by deep UV light wherein said hardened photoresist protects a gate oxide layer over said bit diffusion region during said step of forming said cut in said sidewall floating gates in the direction of said bit line.
Claim 29
Independent Claim
461 words
A method for fabricating a step split structure flash memory device comprising: forming a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a first polysilicon layer overlying said gate silicon oxide layer; depositing a first nitride layer overlying said first polysilicon layer; patterning said first polysilicon layer and said first nitride layer to form word gates wherein a gap is left between two of said word gates; forming a first insulating layer on the sidewalls of said word gates; depositing a second polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said second polysilicon layer to leave disposable polysilicon spacers on the sidewalls of said word gates; etching away said gate silicon oxide layer not covered by said word gates and said disposable polysilicon spacers to expose a portion of said semiconductor substrate; etching away said exposed portion of said semiconductor substrate to form a step into said substrate; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable polysilicon spacers act as an implantation mask; thereafter removing said disposable polysilicon spacers; removing said gate silicon oxide layer underlying said disposable polysilicon spacers; forming a second gate silicon oxide layer overlying said semiconductor substrate; depositing a third polysilicon layer overlying said word gates and said second gate silicon oxide layer; anisotropically etching away said third polysilicon layer to leave polysilicon spacers on the sidewalls of said word gates wherein said polysilicon spacers form sidewall floating gates; forming a second insulating layer on said sidewall floating gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said sidewall floating gates act as an implantation mask; coating a gap filling material over the surface of said substrate wherein said gap-filling material fills said gap between said two of said word gates; planarizing said gap-filling material; patterning said word gates and said floating gates to form a slit cut in the direction of a bit line and a gap wherein said gap-filling material protects said source/drain region from overetching; thereafter removing said gap-filling material; forming a third insulating layer on said slit cut sidewalls of said word gates and said floating gates; filling said gap created by said patterning with an oxide layer; depositing a fourth polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said fourth polysilicon layer to said nitride layer and overetching said fourth polysilicon layer; thereafter oxidizing said fourth polysilicon layer wherein said fourth polysilicon layer forms a control gate; thereafter removing said nitride layer; and depositing a fifth polysilicon layer overlying said substrate wherein said fifth polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 30
Independent Claim
461 words
A method for fabricating a step split structure flash memory device comprising: forming a gate silicon oxide layer on the surface of a semiconductor substrate; depositing a first polysilicon layer overlying said gate silicon oxide layer; depositing a first nitride layer overlying said first polysilicon layer; patterning said first polysilicon layer and said first nitride layer to form word gates wherein a gap is left between two of said word gates; forming a first insulating layer on the sidewalls of said word gates; depositing a second polysilicon layer overlying said word gates and said gate silicon oxide layer; anisotropically etching away said second polysilicon layer to leave disposable polysilicon spacers on the sidewalls of said word gates; etching away said gate silicon oxide layer not covered by said word gates and said disposable polysilicon spacers to expose a portion of said semiconductor substrate; etching away said exposed portion of said semiconductor substrate to form a step into said substrate; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable polysilicon spacers act as an implantation mask; thereafter removing said disposable polysilicon spacers; removing said gate silicon oxide layer underlying said disposable polysilicon spacers; forming a second gate silicon oxide layer overlying said semiconductor substrate; depositing a third polysilicon layer overlying said word gates and said second gate silicon oxide layer; anisotropically etching away said third polysilicon layer to leave polysilicon spacers on the sidewalls of said word gates wherein said polysilicon spacers form sidewall floating gates; forming a second insulating layer on said sidewall floating gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said sidewall floating gates act as an implantation mask; coating a gap filling material over the surface of said substrate wherein said gap-filling material fills said gap between said two of said word gates; planarizing said gap-filling material; patterning said word gates and said floating gates to form a slit cut in the direction of a bit line and a gap wherein said gap-filling material protects said source/drain region from overetching; thereafter removing said gap-filling material; forming a third insulating layer on said slit cut sidewalls of said word gates and said floating gates; filling said gap created by said patterning with an oxide layer; depositing a fourth polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said fourth polysilicon layer to said nitride layer and overetching said fourth polysilicon layer; thereafter oxidizing said fourth polysilicon layer wherein said fourth polysilicon layer forms a control gate; thereafter removing said nitride layer; and depositing a fifth polysilicon layer overlying said substrate wherein said fifth polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 31
Dependent Claim
27 words
The method according to claim 27 wherein said first polysilicon layer is deposited by chemical vapor deposition to a thickness of between about 150 and 250 nanometers.
Claim 32
Dependent Claim
27 words
The method according to claim 27 wherein said first nitride layer is deposited by chemical vapor deposition to a thickness of between about 20 and 50 nanometers.
Claim 33
Dependent Claim
28 words
The method according to claim 27 wherein said first insulating layer has a thickness of between about 5 and 10 nanometers on the sidewalls of said word gates.
Claim 34
Dependent Claim
21 words
The method according to claim 27 wherein said second polysilicon layer has a thickness of between about 20 and 50 nanometers.
Claim 35
Dependent Claim
21 words
The method according to claim 27 wherein said step of removing said disposable polysilicon spacers comprises a dry chemical anisotropic etch.
Claim 36
Dependent Claim
23 words
The method according to claim 27 wherein said step into said semiconductor substrate has a depth of between about 20 and 50 nanometers.
Claim 37
Dependent Claim
29 words
The method according to claim 27 after said step of removing said gate silicon oxide layer underlying said disposable polysilicon spacers further comprising rounding the corners of said step.
Claim 38
Dependent Claim
32 words
The method according to claim 34 wherein said step of rounding said corners of said step comprises a rapid thermal anneal at between about 1000 and 1100° C. for about 60 seconds.
Claim 39
Dependent Claim
34 words
The method according to claim 34 wherein said step of rounding said corners of said step comprises annealing in hydrogen at about 900° C. at a pressure of between about 200 and 300 mtorr.
Claim 40
Dependent Claim
54 words
The method according to claim 27 wherein said step of forming said second gate oxide layer comprises: depositing a layer of silicon oxide by chemical vapor deposition to a thickness of between about 6.5 and 9.0 nanometers; and oxidizing said silicon oxide layer to increase said thickness to between about 7.5 and 10.0 nanometers.
Claim 41
Dependent Claim
14 words
The method according to claim 27 further comprising nitriding said second gate oxide layer.
Claim 42
Dependent Claim
21 words
The method according to claim 27 wherein said third polysilicon layer has a thickness of between about 120 and 180 nanometers.
Claim 43
Dependent Claim
26 words
The method according to claim 27 wherein said second insulating layer comprises silicon oxide deposited by chemical vapor deposition to a thickness of about 10 nanometers.
Claim 44
Dependent Claim
26 words
The method according to claim 27 wherein said second insulating layer comprises silicon nitride deposited by chemical vapor deposition to a thickness of about 10 nanometers.
Claim 45
Dependent Claim
52 words
The method according to claim 27 wherein said gap-filling material comprises photoresist having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said photoresist is hardened by deep UV light and wherein said hardened photoresist is planarized to said first nitride layer.
Claim 46
Dependent Claim
41 words
The method according to claim 27 wherein said gap-filling material comprises spin-on-glass having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said spin-on-glass is planarized to said first nitride layer.
Claim 47
Dependent Claim
43 words
The method according to claim 27 wherein said gap-filling material comprises borophosphosilicate glass (BPSG) having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said BPSG is planarized to said first nitride layer.
Claim 48
Dependent Claim
36 words
The method according to claim 27 further comprising implanting boron ions into said semiconductor substrate underlying said slit cut wherein said boron ions block leakage current between adjacent said word gate and said floating gate channels.
Claim 49
Dependent Claim
24 words
The method according to claim 27 wherein said third insulating layer comprises silicon oxide having a thickness of between about 6 and 10 nanometers.
Claim 50
Dependent Claim
54 words
The method according to claim 27 before said step of depositing said fourth polysilicon layer further comprising: removing said second insulating layer overlying said floating gates; and depositing a fourth insulating layer overlying said floating gates wherein said fourth insulating layer comprises silicon nitride having a thickness of between about 6 and 10 nanometers.
Claim 51
Dependent Claim
23 words
The method according to claim 27 wherein said fifth polysilicon layer is deposited to a thickness of between about 150 and 200 nanometers.
Claim 52
Dependent Claim
12 words
The method according to claim 27 further comprising siliciding said word line.
Claim 53
Independent Claim
300 words
A method for fabricating a flash memory device comprising: providing word gates overlying a gate silicon oxide layer on the surface of a semiconductor substrate wherein said word gates comprise a nitride layer overlying a first polysilicon layer wherein a gap is left between two of said word gates; forming disposable spacers on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable spacers act as an implantation mask; thereafter removing said disposable spacers; forming sidewall polysilicon floating gates on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said sidewall polysilicon floating gates act as an implantation mask; forming an insulating layer on said sidewall floating gates; coating a gap filling material over the surface of said substrate wherein said gap-filling material fills said gap between said two of said word gates; planarizing said gap-filling material; patterning said word gates and said floating to form a slit cut in the direction of a bit line wherein said gap-filling material protects said bit diffusion region from overetching; thereafter removing said gap-filling material; forming an insulating layer on said slit cut sidewalls of said word gates and said floating gates; filling said slit cut with an oxide layer; depositing a second polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said second polysilicon layer to said nitride layer and overetching said second polysilicon layer; thereafter oxidizing said second polysilicon layer wherein said second polysilicon layer forms a control gate; thereafter removing said nitride layer; and depositing a third polysilicon layer overlying said substrate wherein said third polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 54
Independent Claim
300 words
A method for fabricating a flash memory device comprising: providing word gates overlying a gate silicon oxide layer on the surface of a semiconductor substrate wherein said word gates comprise a nitride layer overlying a first polysilicon layer wherein a gap is left between two of said word gates; forming disposable spacers on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a lightly doped region wherein said disposable spacers act as an implantation mask; thereafter removing said disposable spacers; forming sidewall polysilicon floating gates on the sidewalls of said word gates; implanting ions into said semiconductor substrate to form a bit diffusion region wherein said sidewall polysilicon floating gates act as an implantation mask; forming an insulating layer on said sidewall floating gates; coating a gap filling material over the surface of said substrate wherein said gap-filling material fills said gap between said two of said word gates; planarizing said gap-filling material; patterning said word gates and said floating to form a slit cut in the direction of a bit line wherein said gap-filling material protects said bit diffusion region from overetching; thereafter removing said gap-filling material; forming an insulating layer on said slit cut sidewalls of said word gates and said floating gates; filling said slit cut with an oxide layer; depositing a second polysilicon layer overlying said substrate and filling said gap between said word gates; polishing said second polysilicon layer to said nitride layer and overetching said second polysilicon layer; thereafter oxidizing said second polysilicon layer wherein said second polysilicon layer forms a control gate; thereafter removing said nitride layer; and depositing a third polysilicon layer overlying said substrate wherein said third polysilicon layer forms a word line connecting said word gates to complete said fabrication of said flash memory device.
Claim 55
Dependent Claim
21 words
The method according to claim 50 wherein said first polysilicon layer has a thickness of between about 150 and 250 nanometers.
Claim 56
Dependent Claim
12 words
The method according to claim 50 wherein said disposable spacers comprise polysilicon.
Claim 57
Dependent Claim
13 words
The method according to claim 50 wherein said disposable spacers comprise plasma nitride.
Claim 58
Dependent Claim
12 words
The method according to claim 50 wherein said disposable spacers comprise oxynitride.
Claim 59
Dependent Claim
39 words
The method according to claim 50 after said step of removing said disposable spacers further comprising etching into said semiconductor substrate to form a step into said semiconductor substrate having a depth of between about 20 and 50 nanometers.
Claim 60
Dependent Claim
14 words
The method according to claim 55 further comprising rounding the corners of said step.
Claim 61
Dependent Claim
32 words
The method according to claim 56 wherein said step of rounding said corners of said step comprises a rapid thermal anneal at between about 1000 and 1100° C. for about 60 seconds.
Claim 62
Dependent Claim
34 words
The method according to claim 56 wherein said step of rounding said corners of said step comprises annealing in hydrogen at about 900° C. at a pressure of between about 200 and 300 mtorr.
Claim 63
Dependent Claim
52 words
The method according to claim 50 wherein said gap-filling material comprises photoresist having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said photoresist is hardened by deep UV light and wherein said hardened photoresist is planarized to said first nitride layer.
Claim 64
Dependent Claim
41 words
The method according to claim 50 wherein said gap-filling material comprises spin-on-glass having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said spin-on-glass is planarized to said first nitride layer.
Claim 65
Dependent Claim
43 words
The method according to claim 50 wherein said gap-filling material comprises borophosphosilicate glass (BPSG) having a thickness greater than the combined thickness of said first polysilicon layer and said first nitride layer and wherein said BPSG is planarized to said first nitride layer.
Claim 66
Dependent Claim
36 words
The method according to claim 50 further comprising implanting boron ions into said semiconductor substrate underlying said slit cut wherein said boron ions block leakage current between adjacent said word gate and said floating gate channels.
Claim 67
Dependent Claim
12 words
The method according to claim 50 further comprising siliciding said word line.
References Cited (Backward Citations)
US5063172A
Cited
US5278439A
Cited
US5284784A
Cited
US5494838A
Cited
US5989960A
Cited
US5654917A
Cited
US5550073A
Cited
US6051860A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-10-17 | 2004-04-17 | 2004-10-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-10-17 | 2008-04-17 | 2008-10-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-10-17 | 2012-04-17 | 2012-10-17 | $7700.00 | Window Closed / Lapsed |