← Back to Patent Explorer
US6130115A Expired / Lapsed US ⏱️ 0.0 years remaining

Plastic encapsulated semiconductor device and method of manufacturing the same

Assignee: Adeia Semiconductor Advanced Technologies Inc
•
Filing: 1999-06-15
•
Granted: 2000-10-10
•
Expires: 2019-06-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A plastic encapsulated semiconductor device comprises a die pad, die pad support pins suspending the die pad, a semiconductor chip mounted on the die pad, thin metal wires for connecting the electrode of the semiconductor chip to leads, and a sealing resin sealing the foregoing components, while the respective bottom faces of the leads forming terminal portions are exposed. An upset process is performed with respect to the die pad support pins of a lead frame to form stepped portions such that the die pad is positioned higher in level than the leads. Since the lower portion of the sealing resin also underlies the die pad, enhanced adhesion is achieved between the die pad and the sealing rein, resulting in higher reliability. With the die pad positioned higher in level than the leads, there is no possibility of interference between the leads and the semiconductor chip even when the size of the semiconductor chip is freely changed. This enables the scaling up of a semiconductor chip and increases a packaging density in mounting semiconductor devices on a mother substrate.

Inventors

  • 👤 Ichiro Okumura
  • 👤 Masanori Minamio
  • 👤 Akio Kuito
  • 👤 Takeshi Morikawa
  • 👤 Toshiyuki Fukuda
  • 👤 Fumito Itoh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 05:22
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W74/00; H10W74/10; H10W74/111; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W90/00; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 215 words
A method of manufacturing a plastic encapsulated semiconductor device, comprising: a first step of forming a lead frame having an outer frame, a plurality of die pad support pins extending from said outer frame, a die pad suspended by said plurality of die pad support pins, and a plurality of leads extending from said outer frame toward said die pad, each of said components being positioned on a substantially equal level; a second step of partially bending each of said die pad support pins to form a stepped portion such that the die pad of said lead frame is positioned higher in level than said leads; a third step of bonding a semiconductor chip onto said die pad; a fourth step of connecting a part of said semiconductor chip to said individual leads by means of thin metal wires; a fifth step of sealing a region containing said semiconductor chip, said die pad, said die pad support pins, said leads, and said thin metal wires with a sealing resin such that respective bottom faces of said leads are exposed and that the sealing resin partially underlies said die pad; and a sixth step of cutting off the leads of said lead frame outside the sealing resin to separate the outer frame of said lead frame.
Claim 2
Independent Claim 215 words
A method of manufacturing a plastic encapsulated semiconductor device, comprising: a first step of forming a lead frame having an outer frame, a plurality of die pad support pins extending from said outer frame, a die pad suspended by said plurality of die pad support pins, and a plurality of leads extending from said outer frame toward said die pad, each of said components being positioned on a substantially equal level; a second step of partially bending each of said die pad support pins to form a stepped portion such that the die pad of said lead frame is positioned higher in level than said leads; a third step of bonding a semiconductor chip onto said die pad; a fourth step of connecting a part of said semiconductor chip to said individual leads by means of thin metal wires; a fifth step of sealing a region containing said semiconductor chip, said die pad, said die pad support pins, said leads, and said thin metal wires with a sealing resin such that respective bottom faces of said leads are exposed and that the sealing resin partially underlies said die pad; and a sixth step of cutting off the leads of said lead frame outside the sealing resin to separate the outer frame of said lead frame.
Claim 3
Dependent Claim 42 words
A method of manufacturing a plastic encapsulated semiconductor device according to claim 1, further comprising, after said first step and before said third step, the step of removing an inner bottom portion of each of said leads to form a stepped portion.
Claim 4
Dependent Claim 44 words
A method of manufacturing a plastic encapsulated semiconductor device according to claim 1, further comprising, after said first step and before said third step, the step of removing inner and outer bottom portions of each of said leads to leave a middle portion thereof.
Claim 5
Dependent Claim 40 words
A method of manufacturing a plastic encapsulated semiconductor device according to claim 1, further comprising, after said sixth step, the step of providing an additional ball electrode on the bottom face of a terminal portion of each of said leads.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-10-10 2004-04-10 2004-10-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-10-10 2008-04-10 2008-10-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-10-10 2012-04-10 2012-10-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag