Patent US6128688A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6128688A Expired / Lapsed US ⏱️ 0.0 years remaining

Bus control system

Assignee: Hitachi Ltd
•
Filing: 1999-04-23
•
Granted: 2000-10-03
•
Expires: 2019-04-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a data processing system, a plurality of modules connected to a system bus thereof are assigned with identifiers. When a source module initiates a split read access to another module, the source module sends an address of the access destination module and an identifier of the source module. When sending a response to the source module, the destination module returns response data and the identifier of the source module thereto. Checking the identifier from the destination module, the source module determines the response data returned as a response to the initiated access.

Inventors

  • 👤 Nobukazu Kondo
  • 👤 Seiji Kaneko
  • 👤 Koichi Okazawa
  • 👤 Hideaki Gemma
  • 👤 Tetsuya Mochida
  • 👤 Takehisa Hayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 18:28
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027; G06F13/14; G06F13/36

Claims Analysis

Total Claims: 31
Claim 1
Independent Claim 104 words
An information processing system comprising: a processor; a first bus coupled to said processor, said first bus capable of executing a first split bus transfer protocol; a device; a second bus coupled to said device, said second bus capable of executing a second split transfer protocol; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred via said second bus, and a second read request to said device is transferred via said second bus before a response to said first request from said device is transferred via said second bus.
Claim 2
Dependent Claim 104 words
An information processing system comprising: a processor; a first bus coupled to said processor, said first bus capable of executing a first split bus transfer protocol; a device; a second bus coupled to said device, said second bus capable of executing a second split transfer protocol; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred via said second bus, and a second read request to said device is transferred via said second bus before a response to said first request from said device is transferred via said second bus.
Claim 3
Dependent Claim 15 words
An information processing system according to claim 1, wherein said device is an I/O device.
Claim 4
Dependent Claim 26 words
An information processing system according to claim 1, further comprising: a third bus coupled to said bus adapter, said third bus coupled to a main memory.
Claim 5
Dependent Claim 35 words
An information processing system according to claim 1, wherein said processor sends said first read request and said second read request to said device via said first bus, said bus adapter, and said second bus.
Claim 6
Dependent Claim 103 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus to be coupled to said device, said second bus employing a split transfer protocol; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred from said bus adapter through said second bus, and a second read request to said device is transferred from said bus adapter from said second bus before a response to said first request is transferred from said device via said second bus to said bus adapter.
Claim 7
Dependent Claim 103 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus to be coupled to said device, said second bus employing a split transfer protocol; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred from said bus adapter through said second bus, and a second read request to said device is transferred from said bus adapter from said second bus before a response to said first request is transferred from said device via said second bus to said bus adapter.
Claim 8
Dependent Claim 15 words
An information processing system according to claim 5, wherein said device is an I/O device.
Claim 9
Dependent Claim 27 words
An information processing system according to claim 5, further comprising: a third bus coupled to said bus adapter, said third bus being coupled to a main memory.
Claim 10
Dependent Claim 35 words
An information processing system according to claim 5, wherein said processor sends said first read request and said second read request to said device via said first bus, said bus adapter, and said second bus.
Claim 11
Dependent Claim 105 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus coupled to said device; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred from said processor via said first bus, said bus adapter and said second bus, and a second read request to said device is transferred from said processor via said first bus, said bus adapter and said second bus before a response to said first request from said device is transferred via said second bus to said bus adapter.
Claim 12
Dependent Claim 105 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus coupled to said device; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred from said processor via said first bus, said bus adapter and said second bus, and a second read request to said device is transferred from said processor via said first bus, said bus adapter and said second bus before a response to said first request from said device is transferred via said second bus to said bus adapter.
Claim 13
Dependent Claim 15 words
An information processing system according to claim 9, wherein said device is an I/O device.
Claim 14
Dependent Claim 27 words
An information processing system according to claim 9, further comprising: a third bus coupled to said bus adapter, said third bus being coupled to a main memory.
Claim 15
Dependent Claim 79 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus coupled to said device; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred through said second bus, and said device receives a second read request on said second bus before a response to said first request from said device is transferred through said second bus.
Claim 16
Dependent Claim 79 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus coupled to said device; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request to said device is transferred through said second bus, and said device receives a second read request on said second bus before a response to said first request from said device is transferred through said second bus.
Claim 17
Dependent Claim 15 words
An information processing system according to claim 12, wherein said device is an I/O device.
Claim 18
Dependent Claim 29 words
An information processing system according to claim 12, further comprising: a third bus coupled to said bus adapter, said third bus being to be coupled to a main memory.
Claim 19
Dependent Claim 46 words
An information processing system according to claim 12, wherein said processor sends said first read request through said first bus, said bus adapter, and said second bus, and said second read request to said device through said first bus, said bus adapter, and said second bus.
Claim 20
Dependent Claim 120 words
An information processing system comprising: a processor; a first bus coupled to said processor, said first bus capable of executing a first split transfer protocol; a device; a second bus coupled to said device, said second bus capable of executing a second split transfer protocol; a main memory; a third bus coupled to said main memory; and a bus adapter for coupling said first bus, said second bus, and said third bus, wherein a first read request to said device is transferred through said second bus, and a second read request to said device is transferred through said second bus before a response to said first request from said device is transferred through said second bus to said bus adapter.
Claim 21
Dependent Claim 120 words
An information processing system comprising: a processor; a first bus coupled to said processor, said first bus capable of executing a first split transfer protocol; a device; a second bus coupled to said device, said second bus capable of executing a second split transfer protocol; a main memory; a third bus coupled to said main memory; and a bus adapter for coupling said first bus, said second bus, and said third bus, wherein a first read request to said device is transferred through said second bus, and a second read request to said device is transferred through said second bus before a response to said first request from said device is transferred through said second bus to said bus adapter.
Claim 22
Dependent Claim 15 words
An information processing system according to claim 16, wherein said device is an I/O device.
Claim 23
Dependent Claim 35 words
An information processing system according to claim 16, wherein said processor sends said first read request and said second read request to said device through said first bus, said bus adapter, and said second bus.
Claim 24
Dependent Claim 109 words
An information processing system comprising: a first bus coupled to a processor, said first bus capable of executing a first split transfer protocol; a second bus coupled to a device, said second bus capable of executing a second split transfer protocol; a third bus coupled to a main memory; and a bus adapter for coupling said first bus, said second bus, and said third bus, wherein a first read request to said device is transferred through said second bus, and a second read request to said device is transferred through said second bus before a response to said first request from said device is transferred through said second bus.
Claim 25
Dependent Claim 109 words
An information processing system comprising: a first bus coupled to a processor, said first bus capable of executing a first split transfer protocol; a second bus coupled to a device, said second bus capable of executing a second split transfer protocol; a third bus coupled to a main memory; and a bus adapter for coupling said first bus, said second bus, and said third bus, wherein a first read request to said device is transferred through said second bus, and a second read request to said device is transferred through said second bus before a response to said first request from said device is transferred through said second bus.
Claim 26
Dependent Claim 15 words
An information processing system according to claim 19, wherein said device is an I/O device.
Claim 27
Dependent Claim 35 words
An information processing system according to claim 19, wherein said processor sends said first read request and said second read request to said device via said first bus, said bus adapter, and said second bus.
Claim 28
Dependent Claim 93 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus coupled to said device; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request from said processor to said device is transferred through said first bus, said bus adapter and said second bus, and said device receives a second read request on said second bus before a response to said first request from said device is transferred through said second bus to said bus adapter.
Claim 29
Dependent Claim 93 words
An information processing system comprising: a processor; a first bus coupled to said processor; a device; a second bus coupled to said device; and a bus adapter for hierarchically coupling said first bus and said second bus, wherein a first read request from said processor to said device is transferred through said first bus, said bus adapter and said second bus, and said device receives a second read request on said second bus before a response to said first request from said device is transferred through said second bus to said bus adapter.
Claim 30
Dependent Claim 15 words
An information processing system according to claim 22, wherein said device is an I/O device.
Claim 31
Dependent Claim 27 words
An information processing system according to claim 22, further comprising: a third bus coupled to said bus adapter, said third bus being coupled to a main memory.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-10-03 2004-04-03 2004-10-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-10-03 2008-04-03 2008-10-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-10-03 2012-04-03 2012-10-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag