← Back to Patent Explorer
US6100751A Expired / Lapsed US ⏱️ 0.0 years remaining

Forward body biased field effect transistor providing decoupling capacitance

Assignee: Intel Corp
•
Filing: 1998-05-13
•
Granted: 2000-08-08
•
Expires: 2018-05-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In one embodiment of the invention, a semiconductor circuit includes a first group of field effect transistors that are forward body biased and have threshold voltages and a second group of field effect transistors that are not forward body biased and have threshold voltages that are higher than the threshold voltages of the first group of field transistors. In another embodiment of the invention, a semiconductor circuit includes first and second groups of field effect transistors. The circuit includes voltage source circuitry to provide voltage signals to bodies of the first group of field effect transistors to forward body bias the transistors of the first group. When the voltage signals are applied, the transistors of the first group have lower threshold voltages than do the transistors of the second group, except that there may be unintentional variations in threshold voltages due to parameter variations. Other aspects of the invention include forward biased decoupling transistors and a method of testing for leakage.

Inventors

  • 👤 Vivek K. De
  • 👤 Ali Keshavarzi
  • 👤 Siva G. Narendra
  • 👤 Shekhar Y. Borkar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 14:26
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/17; H10D62/351; H10D62/357; H10D62/364; H10D62/378; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/0948; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/099; H03L7/0995; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/0191; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 24
Claim 1
Independent Claim 45 words
A semiconductor circuit, comprising: a supply voltage node; a ground voltage node; and a forward body biased field effect transistor coupled between the supply voltage node and the ground voltage node to provide decoupling capacitance between the supply voltage node and the ground voltage node.
Claim 2
Dependent Claim 45 words
A semiconductor circuit, comprising: a supply voltage node; a ground voltage node; and a forward body biased field effect transistor coupled between the supply voltage node and the ground voltage node to provide decoupling capacitance between the supply voltage node and the ground voltage node.
Claim 3
Dependent Claim 59 words
The circuit of claim 1, wherein the forward body biased field effect transistor is a first field effect transistor and the circuit comprises additional field effect transistor that are also forward body biased and coupled between the supply voltage node and the ground voltage node to provide decoupling capacitance between the supply voltage node and the ground voltage node.
Claim 4
Dependent Claim 46 words
A semiconductor circuit, comprising: a first voltage level node; a second voltage level node; and a forward body biased field effect transistor coupled between the first voltage level node and the second voltage node to provide decoupling capacitance between the first and second voltage level nodes.
Claim 5
Dependent Claim 46 words
A semiconductor circuit, comprising: a first voltage level node; a second voltage level node; and a forward body biased field effect transistor coupled between the first voltage level node and the second voltage node to provide decoupling capacitance between the first and second voltage level nodes.
Claim 6
Dependent Claim 21 words
The circuit of claim 3, wherein the second voltage body level is a bias voltage to bias the field effect transistor.
Claim 7
Dependent Claim 22 words
The circuit of claim 1, further comprising a bias voltage source to provide a body bias voltage to the field effect transistor.
Claim 8
Dependent Claim 18 words
The circuit of claim 1, wherein the field effect transistor is body biased by the supply voltage node.
Claim 9
Dependent Claim 18 words
The circuit of claim 1, wherein the field effect transistor is body biased by the ground voltage node.
Claim 10
Dependent Claim 16 words
The circuit of claim 1, wherein the field effect transistor is a p-channel field effect transistor.
Claim 11
Dependent Claim 16 words
The circuit of claim 1, wherein the field effect transistor is an n-channel field effect transistor.
Claim 12
Dependent Claim 22 words
The circuit of claim 3, further comprising a bias voltage source to provide a body bias voltage to the field effect transistor.
Claim 13
Dependent Claim 16 words
The circuit of claim 3, wherein the field effect transistor is a p-channel field effect transistor.
Claim 14
Dependent Claim 16 words
The circuit of claim 3, wherein the field effect transistor is an n-channel field effect transistor.
Claim 15
Dependent Claim 19 words
The circuit of claim 3, wherein the field effect transistor is body biased by the first voltage level node.
Claim 16
Dependent Claim 59 words
The circuit of claim 3, wherein the forward body biased field effect transistor is a first field effect transistor and the circuit comprises additional field effect transistor that are also forward body biased and coupled between the first voltage level node and the second voltage level node to provide decoupling capacitance between the first and second voltage level nodes.
Claim 17
Dependent Claim 15 words
The circuit of claim 3, wherein the first voltage level node is supply voltage node.
Claim 18
Dependent Claim 15 words
The circuit of claim 3, wherein the second voltage level node is ground voltage node.
Claim 19
Dependent Claim 53 words
A die comprising: multiple decoupling capacitors each including: (a) a first voltage level node; (b) a second voltage level node; and (c) a forward body biased field effect transistor coupled between the first voltage level node and the second voltage node to provide decoupling capacitance between the first and second voltage level nodes.
Claim 20
Dependent Claim 53 words
A die comprising: multiple decoupling capacitors each including: (a) a first voltage level node; (b) a second voltage level node; and (c) a forward body biased field effect transistor coupled between the first voltage level node and the second voltage node to provide decoupling capacitance between the first and second voltage level nodes.
Claim 21
Dependent Claim 22 words
The circuit of claim 17, further comprising a bias voltage source to provide a body bias voltage to the field effect transistors.
Claim 22
Dependent Claim 58 words
The circuit of claim 17, wherein the field effect transistor in (c) is a first field effect transistor and the circuit comprises additional field effect transistor that are also forward body biased and coupled between the first voltage level node and the second voltage level node to provide decoupling capacitance between the first and second voltage level nodes.
Claim 23
Dependent Claim 21 words
The circuit of claim 17, wherein the field effect transistor in (c) is body biased by the first voltage level node.
Claim 24
Dependent Claim 21 words
The circuit of claim 17, wherein the field effect transistor in (c) is body biased by the second voltage level node.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-08-08 2004-02-07 2004-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-08-08 2008-02-07 2008-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-08-08 2012-02-07 2012-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag