US6097069A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and structure for increasing the threshold voltage of a corner device
Assignee: Auriga Innovations Inc
•
Filing: 1998-06-22
•
Granted: 2000-08-01
•
Expires: 2018-06-22
Abstract
Abstract A structure for increasing the threshold voltage of a corner device, particularly for shallow trench isolation having narrow devices. An FET comprises a substrate having a channel formed therein under a gate between spaced source and drain regions. A trench isolation region is formed in the substrate around the transistor and on opposite sides of the channel to isolate the transistor from other devices formed in the substrate, with the trench isolation region forming first and second junction corner devices with opposite sides of the channel. A first dielectric layer is formed under the gate and over the channel of the field effect transistor to form a gate insulator for the transistor. A second corner edge dielectric layer is formed under the gate structure and over the first and second corner devices, such that the corner edge dielectric layer increases the thickness of dielectric over each corner device and thus increases the threshold voltage (Vt) and edge dielectric breakdown and decreases MOSFET corner gate-induced drain leakage.
Inventors
- 👤 Jeffrey S. Brown
- 👤 Robert J. Gauthier
- 👤 Steven H. Voldman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:37
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D30/00; H10D30/60; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/514; H10D64/516; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
154 words
A field effect transistor comprising: a. a substrate having a first doped region forming a source and a second doped region forming a drain, and a gate structure forming a channel between the source and drain regions to form the field effect transistor; b. a trench isolation region formed in the substrate around the transistor to isolate the transistor from other devices formed in the substrate, with the trench isolation region forming first and second junction corner devices with the channel; c. a first dielectric layer formed under the gate structure to form a gate insulator for the field effect transistor; d. a second corner edge dielectric layer formed under the gate structure and over the first and second corner devices such that the corner edge dielectric layer increases the thickness of dielectric over each corner device, and thus increases the threshold voltage (Vt) and edge breakdown voltage and decreases corner gate-induced drain leakage.
Claim 2
Dependent Claim
154 words
A field effect transistor comprising: a. a substrate having a first doped region forming a source and a second doped region forming a drain, and a gate structure forming a channel between the source and drain regions to form the field effect transistor; b. a trench isolation region formed in the substrate around the transistor to isolate the transistor from other devices formed in the substrate, with the trench isolation region forming first and second junction corner devices with the channel; c. a first dielectric layer formed under the gate structure to form a gate insulator for the field effect transistor; d. a second corner edge dielectric layer formed under the gate structure and over the first and second corner devices such that the corner edge dielectric layer increases the thickness of dielectric over each corner device, and thus increases the threshold voltage (Vt) and edge breakdown voltage and decreases corner gate-induced drain leakage.
Claim 3
Dependent Claim
60 words
The field effect transistor of claim 1, wherein the channel and the isolation region include coplanar top surfaces, and the second corner edge dielectric layer is formed over the first and second corner devices over a portion of the coplanar top surface of the channel and also over a portion of the coplanar top surface of the trench isolation region.
Claim 4
Dependent Claim
20 words
The field effect transistor of claim 1, wherein the second dielectric layer includes substantially vertical sidewalls terminating over the channel.
Claim 5
Dependent Claim
40 words
The field effect transistor of claim 1, wherein the first dielectric layer is formed directly over the channel, and the second corner edge dielectric layer is formed directly over the first dielectric layer over the first and second corner devices.
Claim 6
Dependent Claim
44 words
The field effect transistor of claim 1, wherein the second corner edge dielectric layer is formed directly over the first and second corner devices, and the first dielectric layer is formed directly over the second corner edge dielectric layer and also over the channel.
Claim 7
Dependent Claim
30 words
The field effect transistor of claim 1, wherein the second corner edge dielectric layer is in the shape of first and second stripes overlapping both sides of each corner device.
Claim 8
Dependent Claim
17 words
The field effect transistor of claim 1, wherein the first and second dielectric layers comprise dielectric oxides.
Claim 9
Dependent Claim
57 words
The field effect transistor of claim 7, wherein the first and second dielectric layers are deposited by a dual oxide process, wherein the formation of the second dielectric layer does not require the use of an additional mask step but is performed as an integral part of the dual oxide process performed on the field effect transistor.
Claim 10
Dependent Claim
14 words
The field effect transistor of claim 1, wherein the transistor is fabricated in CMOS.
References Cited (Backward Citations)
US4481527A
Cited
US4698900A
Cited
US4923821A
Cited
US5457339A
Cited
US5399520A
Cited
US5646052A
Cited
US5468677A
Cited
US5521422A
Cited
US5539229A
Cited
US5650654A
Cited
US5606202A
Cited
US5646063A
Cited
US5674775A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-08-01 | 2004-01-31 | 2004-08-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-08-01 | 2008-01-31 | 2008-08-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-08-01 | 2012-01-31 | 2012-08-01 | $7700.00 | Window Closed / Lapsed |