Patent US1834429A successfully refreshed from Google Patents.
Patent US6087205A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6087205A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating staggered thin film transistor with an improved ohmic contact structure

Assignee: Innolux Corp
•
Filing: 1997-12-05
•
Granted: 2000-07-11
•
Expires: 2017-12-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of forming multi-layer structure of source/drain electrodes and an amorphous silicon layer in a forward staggered thin film transistor. Source/drain electrodes are selectively provided on an insulator. Each of the source/drain electrodes comprises an undoped transparent conductive film on the insulator and an impurity doped transparent conductive film on the insulator and an impurity doped transparent conductive film extending over the undoped transparent conductive film. An amorphous silicon active layer extends over the source/drain electrodes and a top surface of the insulator so that the amorphous silicon active layer over the source/drain electrodes has an impurity diffused interface in contact with the impurity doped transparent conductive film to form ohmic contacts between the impurity doped transparent conductive film and the amorphous silicon active layer. The amorphous silicon active layer in contact wit the top surface of the insulator between the source/drain electrodes is free of impurities.

Inventors

  • 👤 Shuki Yamamori

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:05
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0316; H10D30/0321; H10D30/6729; H10D30/6737; H10D30/674; H10D30/6741; H10D30/6743; Y; Y10; Y10S; Y10S148/00; Y10S148/053

Claims Analysis

Total Claims: 33
Claim 1
Independent Claim 175 words
A method of forming a multi-layer structure between source/drain electrodes and an amorphous silicon layer in a forward staggered thin film transistor, said method comprising the steps of: forming an undoped indium tin oxide transparent conductive film on an insulator; forming an impurity doped indium tin oxide transparent conductive film on said undoped transparent conductive film; patterning laminations of said undoped transparent conductive film and said impurity doped transparent conductive film to form source/drain electrodes; and forming an amorphous silicon active layer over said source/drain electrodes and a top surface of said insulator along with a heat treatment so that in said amorphous silicon active layer over said source/drain electrodes, an impurity diffused interface is formed, which is in contact with said impurity doped transparent conductive film thereby to form ohmic contacts between said impurity doped transparent conductive film and said amorphous silicon active layer, whilst no impurity introduced region is formed in said amorphous silicon active layer being in contact with said top surface of said insulator and being positioned between said source/drain electrodes.
Claim 2
Independent Claim 175 words
A method of forming a multi-layer structure between source/drain electrodes and an amorphous silicon layer in a forward staggered thin film transistor, said method comprising the steps of: forming an undoped indium tin oxide transparent conductive film on an insulator; forming an impurity doped indium tin oxide transparent conductive film on said undoped transparent conductive film; patterning laminations of said undoped transparent conductive film and said impurity doped transparent conductive film to form source/drain electrodes; and forming an amorphous silicon active layer over said source/drain electrodes and a top surface of said insulator along with a heat treatment so that in said amorphous silicon active layer over said source/drain electrodes, an impurity diffused interface is formed, which is in contact with said impurity doped transparent conductive film thereby to form ohmic contacts between said impurity doped transparent conductive film and said amorphous silicon active layer, whilst no impurity introduced region is formed in said amorphous silicon active layer being in contact with said top surface of said insulator and being positioned between said source/drain electrodes.
Claim 3
Dependent Claim 26 words
The method as claimed in claim 1, wherein said heat treatment is carried out at a temperature in the range of 200° C. to 350° C.
Claim 4
Dependent Claim 22 words
The method as claimed in claim 2, wherein said amorphous silicon active layer is deposited by a plasma chemical vapor deposition method.
Claim 5
Dependent Claim 45 words
The method as claimed in claim 1, wherein said undoped transparent conductive film and said impurity doped transparent conductive film are successively deposited in an in-line sputtering apparatus provided with both an impurity doped transparent conductive material target and an undoped transparent conductive material target.
Claim 6
Dependent Claim 37 words
The method as claimed in claim 4, wherein said impurity doped transparent conductive material target comprises an impurity doped indium tin oxide target and said undoped transparent conductive material target comprises an undoped indium tin oxide target.
Claim 7
Dependent Claim 35 words
The method as claimed in claim 4, wherein said impurity doped transparent conductive material target comprises an impurity doped indium oxide target and said undoped transparent conductive material target comprises an undoped indium oxide target.
Claim 8
Dependent Claim 35 words
The method as claimed in claim 4, wherein said impurity doped transparent conductive material target comprises an impurity doped tin oxide target and said undoped transparent conductive material target comprises an undoped tin oxide target.
Claim 9
Dependent Claim 58 words
The method as claimed in claim 1, wherein said undoped transparent conductive film and said impurity doped transparent conductive film are successively deposited in a single deposition process by use of a single wafer sputtering apparatus having two different chambers being respectively provided with an impurity doped transparent conductive material target and an undoped transparent conductive material target.
Claim 10
Dependent Claim 37 words
The method as claimed in claim 8, wherein said impurity doped transparent conductive material target comprises an impurity doped indium tin oxide target and said undoped transparent conductive material target comprises an undoped indium tin oxide target.
Claim 11
Dependent Claim 35 words
The method as claimed in claim 8, wherein said impurity doped transparent conductive material target comprises an impurity doped indium oxide target and said undoped transparent conductive material target comprises an undoped indium oxide target.
Claim 12
Dependent Claim 35 words
The method as claimed in claim 8, wherein said impurity doped transparent conductive material target comprises an impurity doped tin oxide target and said undoped transparent conductive material target comprises an undoped tin oxide target.
Claim 13
Dependent Claim 58 words
The method as claimed in claim 1, wherein said impurity doped transparent conductive film is deposited by sputtering an impurity doped transparent conductive material target so that said impurity doped transparent conductive film has a thickness of approximately 10% or less of a total thickness of said undoped transparent conductive film and said impurity doped transparent conductive film.
Claim 14
Independent Claim 199 words
A method of forming a forward staggered thin film transistor, said method comprising the steps of: forming an undoped indium tin oxide transparent conductive film on an insulator; forming an n type impurity doped indium tin oxide transparent conductive film on said undoped transparent conductive film; patterning laminations of said undoped transparent conductive film and said impurity doped transparent conductive film to form source/drain electrodes; and successively forming an amorphous silicon active layer and a gate insulation film over said source/drain electrodes and a top surface of said insulator along with a heat treatment so that in said amorphous silicon active layer over said source/drain electrodes, an impurity diffused interface is formed which is in contact with said impurity doped transparent conductive film thereby to form ohmic contacts between said impurity doped transparent conductive film and said amorphous silicon active layer, whilst no impurity introduced region is formed in said amorphous silicon active layer being in contact with said top surface of said insulator and being positioned between said source/drain electrodes; forming a gate electrode film on said gate insulation film; and patterning laminations of said amorphous silicon active layer, said gate insulation film and said gate electrode film.
Claim 15
Independent Claim 199 words
A method of forming a forward staggered thin film transistor, said method comprising the steps of: forming an undoped indium tin oxide transparent conductive film on an insulator; forming an n type impurity doped indium tin oxide transparent conductive film on said undoped transparent conductive film; patterning laminations of said undoped transparent conductive film and said impurity doped transparent conductive film to form source/drain electrodes; and successively forming an amorphous silicon active layer and a gate insulation film over said source/drain electrodes and a top surface of said insulator along with a heat treatment so that in said amorphous silicon active layer over said source/drain electrodes, an impurity diffused interface is formed which is in contact with said impurity doped transparent conductive film thereby to form ohmic contacts between said impurity doped transparent conductive film and said amorphous silicon active layer, whilst no impurity introduced region is formed in said amorphous silicon active layer being in contact with said top surface of said insulator and being positioned between said source/drain electrodes; forming a gate electrode film on said gate insulation film; and patterning laminations of said amorphous silicon active layer, said gate insulation film and said gate electrode film.
Claim 16
Dependent Claim 26 words
The method as claimed in claim 13, wherein said heat treatment is carried out at a temperature in the range of 200° C. to 350° C.
Claim 17
Dependent Claim 22 words
The method as claimed in claim 14, wherein said amorphous silicon active layer is deposited by a plasma chemical vapor deposition method.
Claim 18
Dependent Claim 45 words
The method as claimed in claim 13, wherein said undoped transparent conductive film and said impurity doped transparent conductive film are successively deposited in an in-line sputtering apparatus provided with both an impurity doped transparent conductive material target and an undoped transparent conductive material target.
Claim 19
Dependent Claim 37 words
The method as claimed in claim 16, wherein said impurity doped transparent conductive material target comprises an impurity doped indium tin oxide target and said undoped transparent conductive material target comprises an undoped indium tin oxide target.
Claim 20
Dependent Claim 35 words
The method as claimed in claim 16, wherein said impurity doped transparent conductive material target comprises an impurity doped indium oxide target and said undoped transparent conductive material, target comprises an undoped indium oxide target.
Claim 21
Dependent Claim 35 words
The method as claimed in claim 16, wherein said impurity doped transparent conductive material target comprises an impurity doped tin oxide target and said undoped transparent conductive material target comprises an undoped tin oxide target.
Claim 22
Dependent Claim 58 words
The method as claimed in claim 13, wherein said undoped transparent conductive film and said impurity doped transparent conductive film are successively deposited in a single deposition process by use of a single wafer sputtering apparatus having two different chambers being respectively provided with an impurity doped transparent conductive material target and an undoped transparent conductive material target.
Claim 23
Dependent Claim 37 words
The method as claimed in claim 20, wherein said impurity doped transparent conductive material target comprises an impurity doped indium tin oxide target and said undoped transparent conductive material target comprises an undoped indium tin oxide target.
Claim 24
Dependent Claim 35 words
The method as claimed in claim 20, wherein said impurity doped transparent conductive material target comprises an impurity doped indium oxide target and said undoped transparent conductive material target comprises an undoped indium oxide target.
Claim 25
Dependent Claim 35 words
The method as claimed in claim 20, wherein said impurity doped transparent conductive material target comprises an impurity doped tin oxide target and said undoped transparent conductive material target comprises an undoped tin oxide target.
Claim 26
Dependent Claim 58 words
The method as claimed in claim 13, wherein said impurity doped transparent conductive film is deposited by sputtering an impurity doped transparent conductive material target so that said impurity doped transparent conductive film has a thickness of approximately 10% or less of a total thickness of said undoped transparent conductive film and said impurity doped transparent conductive film.
Claim 27
Independent Claim 241 words
A method of forming a forward staggered thin film transistor, said method comprising the steps of: selectively forming an optical shielding metal film on a first region of a top surface of a glass substrate; forming an inter-layer insulator which extends over said optical shielding metal film and said top surface of said glass substrate; forming an undoped indium tin oxide film on said inter-layer insulator; forming an impurity doped indium tin oxide film on said undoped indium tin oxide film; patterning laminations of said undoped indium tin oxide film and said impurity doped indium tin oxide film to form source/drain electrodes; and successively forming an amorphous silicon active layer and a gate insulation film over said source/drain electrodes and a top surface of said insulator along with a plasma chemical vapor deposition method so that in said amorphous silicon active layer over said source/drain electrodes, an impurity diffused interface is formed which is in contact with said impurity doped indium tin oxide film thereby to form ohmic contacts between said impurity doped indium tin oxide film and said amorphous silicon active layer, whilst no impurity introduced region is formed in said amorphous silicon active layer being in contact with said top surface of said insulator and being positioned between said source/drain electrodes; forming a gate electrode film on said gate insulation film; and patterning laminations of said amorphous silicon active layer, said gate insulation film and said gate electrode film.
Claim 28
Independent Claim 241 words
A method of forming a forward staggered thin film transistor, said method comprising the steps of: selectively forming an optical shielding metal film on a first region of a top surface of a glass substrate; forming an inter-layer insulator which extends over said optical shielding metal film and said top surface of said glass substrate; forming an undoped indium tin oxide film on said inter-layer insulator; forming an impurity doped indium tin oxide film on said undoped indium tin oxide film; patterning laminations of said undoped indium tin oxide film and said impurity doped indium tin oxide film to form source/drain electrodes; and successively forming an amorphous silicon active layer and a gate insulation film over said source/drain electrodes and a top surface of said insulator along with a plasma chemical vapor deposition method so that in said amorphous silicon active layer over said source/drain electrodes, an impurity diffused interface is formed which is in contact with said impurity doped indium tin oxide film thereby to form ohmic contacts between said impurity doped indium tin oxide film and said amorphous silicon active layer, whilst no impurity introduced region is formed in said amorphous silicon active layer being in contact with said top surface of said insulator and being positioned between said source/drain electrodes; forming a gate electrode film on said gate insulation film; and patterning laminations of said amorphous silicon active layer, said gate insulation film and said gate electrode film.
Claim 29
Dependent Claim 26 words
The method as claimed in claim 25, wherein said heat treatment is carried out at a temperature in the range of 200° C. to 350° C.
Claim 30
Dependent Claim 22 words
The method as claimed in claim 25, wherein said amorphous silicon active layer is deposited by a plasma chemical vapor deposition method.
Claim 31
Dependent Claim 47 words
The method as claimed in claim 25, wherein said undoped indium tin oxide film and said impurity doped indium tin oxide film are successively deposited in an in-line sputtering apparatus provided with both an impurity doped indium tin oxide target and an undoped indium tin oxide target.
Claim 32
Dependent Claim 59 words
The method as claimed in claim 25, wherein said undoped transparent conductive film and said impurity doped indium tin oxide film are successively deposited in a single deposition process by use of a single wafer sputtering apparatus having two different chambers being respectively provided with an impurity doped indium tin oxide target and an undoped indium tin oxide target.
Claim 33
Dependent Claim 62 words
The method as claimed in claim 25, wherein said impurity doped indium tin oxide film is deposited by sputtering an impurity doped indium tin oxide target so that said impurity doped indium tin oxide film has a thickness of approximately 10% or less of a total thickness of said undoped indium tin oxide film and said impurity doped indium tin oxide film.

References Cited (Backward Citations)

US4601097A Cited
US4733284A Cited
US4864376A Cited
US5879973A Cited
US5728592A Cited
US5869351A Cited
US5824572A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-07-11 2004-01-10 2004-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-07-11 2008-01-10 2008-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-07-11 2012-01-10 2012-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag