Patent US6081429A successfully refreshed from Google Patents.
← Back to Patent Explorer
US6081429A Expired / Lapsed US ⏱️ 0.0 years remaining

Test interposer for use with ball grid array packages assemblies and ball grid array packages including same and methods

Assignee: Micron Technology Inc
•
Filing: 1999-01-20
•
Granted: 2000-06-27
•
Expires: 2019-01-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An interposer for evaluating an electrical characteristic of a ball grid array package or of a semiconductor die thereof. The interposer includes electrically conductive vias positioned correspondingly to bond pads of the semiconductor die and to the electrical contacts or terminals of a carrier substrate of the ball grid array package. Test pads, or contact pads, are disposed proximate an outer periphery of the interposer. Each of the test pads is in electrical communication, preferably by means of electrical traces, with a corresponding electrically conductive via of the interposer. In use, the interposer is aligned with and disposed between the semiconductor die and the carrier substrate such that the test pads of the interposer are at least partially located outside of a periphery of the semiconductor die. Thus, the test pads are exposed around the ball grid array semiconductor die and are, therefore, accessible to electrical testing equipment. Upon contacting a test pad of the interposer with a probe operatively associated with electrical testing equipment, an electrical characteristic of the ball grid array package or the semiconductor die thereof may be evaluated. The present invention also includes assemblies of any combination of a semiconductor die, a test interposer, and a carrier substrate. Accordingly, the invention also includes a ball grid array package comprising a ball grid array semiconductor die, a test interposer, and a carrier substrate. The invention also includes methods of designing the interposer, as well as assemblies and ball grid array packages including the interposer.

Inventors

  • 👤 Keith E. Barrett

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 18:34
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/04; G01R1/0408; G01R1/0416; H; H10; H10W; H10W90/00; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 148 words
A method of testing a semiconductor die of a ball grid array package, comprising: selecting an electrically optimized carrier substrate including at least one terminal positioned correspondingly to at least one bond pad of the semiconductor die; selecting a test interposer including at least one electrically conductive via corresponding to said at least one bond pad and to said at least one terminal; and at least one test pad disposed proximate a periphery of said test interposer and in electrical communication with said at least one electrically conductive via; assembling the semiconductor die, said test interposer, and said carrier substrate so that said at least one bond pad, said at least one electrically conductive via, and said at least one terminal are in electrical communication; and probing said at least one test pad to determine an electrical characteristic of the semiconductor die when assembled with said carrier substrate.
Claim 2
Independent Claim 148 words
A method of testing a semiconductor die of a ball grid array package, comprising: selecting an electrically optimized carrier substrate including at least one terminal positioned correspondingly to at least one bond pad of the semiconductor die; selecting a test interposer including at least one electrically conductive via corresponding to said at least one bond pad and to said at least one terminal; and at least one test pad disposed proximate a periphery of said test interposer and in electrical communication with said at least one electrically conductive via; assembling the semiconductor die, said test interposer, and said carrier substrate so that said at least one bond pad, said at least one electrically conductive via, and said at least one terminal are in electrical communication; and probing said at least one test pad to determine an electrical characteristic of the semiconductor die when assembled with said carrier substrate.
Claim 3
Dependent Claim 21 words
The method of claim 1, wherein said assembling comprises disposing said test interposer between the semiconductor die and said carrier substrate.
Claim 4
Dependent Claim 15 words
The method of claim 1, wherein the semiconductor die includes a plurality of bond pads.
Claim 5
Dependent Claim 33 words
The method of claim 3, wherein said selecting said carrier substrate comprises selecting said carrier substrate to have a plurality of terminals that correspond to selected ones of said plurality of bond pads.
Claim 6
Dependent Claim 35 words
The method of claim 3, wherein said selecting said test interposer comprises selecting said test interposer to have a plurality of electrically conductive vias that correspond to selected ones of said plurality of bond pads.
Claim 7
Dependent Claim 27 words
The method of claim 1, wherein said probing comprises contacting a selected said at least one test pad exposed at a first surface of said test interposer.
Claim 8
Dependent Claim 32 words
The method of claim 1, wherein said probing comprises contacting a selected said at least one test pad exposed at a first surface and at a second surface of said test interposer.
Claim 9
Dependent Claim 20 words
The method of claim 3, wherein said probing comprises substantially simultaneously contacting selected ones of a plurality of test pads.
Claim 10
Independent Claim 113 words
A method of evaluating an electrical characteristic of a ball grid array package including a semiconductor die and a carrier substrate without substantially altering or deteriorating signals to or from the semiconductor die, comprising: disposing a test interposer between the semiconductor die and the carrier substrate such that selected bond pads of the semiconductor die are in electrical communication with corresponding terminals of the carrier substrate, said test interposer including test pads routed to a periphery of said test interposer and in electrical communication with said selected bond pads; and measuring an electrical signal to or from at least one of said selected bond pads at a corresponding one of said test pads.
Claim 11
Independent Claim 113 words
A method of evaluating an electrical characteristic of a ball grid array package including a semiconductor die and a carrier substrate without substantially altering or deteriorating signals to or from the semiconductor die, comprising: disposing a test interposer between the semiconductor die and the carrier substrate such that selected bond pads of the semiconductor die are in electrical communication with corresponding terminals of the carrier substrate, said test interposer including test pads routed to a periphery of said test interposer and in electrical communication with said selected bond pads; and measuring an electrical signal to or from at least one of said selected bond pads at a corresponding one of said test pads.
Claim 12
Dependent Claim 21 words
The method of claim 9, wherein said measuring comprises contacting said corresponding one of said test pads with a test probe.
Claim 13
Dependent Claim 26 words
The method of claim 9, wherein said disposing said test interposer includes disposing a test interposer with each electrically conductive via thereof extending substantially vertically therethrough.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-06-27 2003-12-27 2004-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-06-27 2007-12-27 2008-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-06-27 2011-12-27 2012-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag