US6078068A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electrostatic discharge protection bus/die edge seal
Assignee: RPX Corp
•
Filing: 1998-07-15
•
Granted: 2000-06-20
•
Expires: 2018-07-15
Abstract
Abstract Disclosed is an integrated circuit chip having an improved ESD protection structure. The integrated circuit chip includes a core logic region having a plurality of transistor devices that are interconnected to form a specific integrated circuit device. A plurality of input/output cells are defined along a periphery of the integrated circuit chip. An ESD bus die edge seal that defines a single ring around the periphery of the integrated circuit chip is provided. The ESD bus die edge seal is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip. Further, a plurality of (Vss) supply cells are contained in selected ones of the plurality of input/output cells. And, a plurality of ESD cross-coupled diodes are connected between the plurality of (Vss) supply cells and the ESD bus die edge seal. Advantageously, this combined ESD bus and die edge seal provides a more compact structure that also has more uniform charged contaminant collection characteristics.
Inventors
- 👤 Ronald Kazuo Tamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 12:00
CPC Classifications
H; H10; H10W; H10W42/00; H10W42/80; H10D; H10D84/00; H10D84/90; H10D89/00; H10D89/60; H10W72/00; H10W72/50; H10W72/541; H10W72/5445; H10W72/90; H10W72/921; H10W72/926; H10W72/931; H10W72/932
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
122 words
An integrated circuit chip, comprising: a core logic region having a plurality of transistor devices that are interconnected to form a specific integrated circuit device; a plurality of input/output cells being defined along a periphery of the integrated circuit chip; an ESD bus die edge seal defining a ring around the periphery of the integrated circuit chip, the ESD bus die edge seal is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip; a plurality of (Vss) supply cells contained in selected ones of the plurality of input/output cells; and a plurality of ESD cross-coupled diodes being connected between the plurality of (Vss) supply cells and the ESD bus die edge seal.
Claim 2
Dependent Claim
122 words
An integrated circuit chip, comprising: a core logic region having a plurality of transistor devices that are interconnected to form a specific integrated circuit device; a plurality of input/output cells being defined along a periphery of the integrated circuit chip; an ESD bus die edge seal defining a ring around the periphery of the integrated circuit chip, the ESD bus die edge seal is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip; a plurality of (Vss) supply cells contained in selected ones of the plurality of input/output cells; and a plurality of ESD cross-coupled diodes being connected between the plurality of (Vss) supply cells and the ESD bus die edge seal.
Claim 3
Dependent Claim
40 words
An integrated circuit chip as recited in claim 1, wherein selected ones of the plurality of (Vss) supply cells are connected to different internal Vss buses within the plurality of input/output cells to define different types of (Vss) supply cells.
Claim 4
Dependent Claim
44 words
An integrated circuit chip as recited in claim 2, wherein the different types of (Vss) cells are selected from a group consisting of a noisy Vss cell, a quiet Vss cell, a PCI Vss cell, a SCSI Vss cell, and an analog Vss cell.
Claim 5
Dependent Claim
35 words
An integrated circuit chip as recited in claim 3, wherein each of the different types of (Vss) cells are connected to the ESD bus die edge seal through selected ones of the ESD cross-coupled diodes.
Claim 6
Dependent Claim
25 words
An integrated circuit chip as recited in claim 3, wherein the different types of (Vss) cells are separated from one another by associated bus cuts.
Claim 7
Dependent Claim
21 words
An integrated circuit chip as recited in claim 1, wherein the ESD bus die edge seal is a single metallization ring.
Claim 8
Dependent Claim
29 words
An integrated circuit chip as recited in claim 6, wherein one layer of the single metallization ring is provided on a respective metallization level of the integrated circuit chip.
Claim 9
Dependent Claim
31 words
An integrated circuit chip as recited in claim 1, wherein the ESD bus die edge seal is electrically connected to a substrate of the integrated circuit chip via a conductive contact.
Claim 10
Dependent Claim
21 words
An integrated circuit chip as recited in claim 1, wherein respective ones of the plurality of input/output cells contain input/output circuits.
Claim 11
Dependent Claim
25 words
An integrated circuit chip as recited in claim 1, wherein the plurality of (Vss) supply cells are coupled to one or more ESD N-channel transistors.
Claim 12
Dependent Claim
168 words
An electrostatic discharge protected integrated circuit chip, comprising: a core logic region having a plurality of transistor devices; a plurality of input/output cells defining a ring along a periphery of the integrated circuit chip, the input/output cells having circuitry for communicating signals into and out of the core logic region; an ESD bus die edge seal defining a metallization ring around the periphery of the integrated circuit chip, the ESD bus die edge seal is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip; a plurality of (Vss) supply cells being isolated from one another by bus-cuts and contained in selected ones of the plurality of input/output cells; and a plurality of conduction and isolation circuits being interconnected between the plurality of (Vss) supply cells and the ESD bus die edge seal; whereby each of the plurality of (Vss) supply cells are separated from the ESD bus die edge seal by no more than a diode voltage difference.
Claim 13
Dependent Claim
168 words
An electrostatic discharge protected integrated circuit chip, comprising: a core logic region having a plurality of transistor devices; a plurality of input/output cells defining a ring along a periphery of the integrated circuit chip, the input/output cells having circuitry for communicating signals into and out of the core logic region; an ESD bus die edge seal defining a metallization ring around the periphery of the integrated circuit chip, the ESD bus die edge seal is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip; a plurality of (Vss) supply cells being isolated from one another by bus-cuts and contained in selected ones of the plurality of input/output cells; and a plurality of conduction and isolation circuits being interconnected between the plurality of (Vss) supply cells and the ESD bus die edge seal; whereby each of the plurality of (Vss) supply cells are separated from the ESD bus die edge seal by no more than a diode voltage difference.
Claim 14
Dependent Claim
43 words
An electrostatic discharge protected integrated circuit chip as recited in claim 11, wherein each of the plurality of conduction and isolation circuits is defined by a pair of cross-coupled diodes, and one of the pair of cross-coupled diodes produces the diode voltage difference.
Claim 15
Dependent Claim
36 words
An electrostatic discharge protected integrated circuit chip as recited in claim 12, wherein the integrated circuit chip is a multi-layer device that has one layer of the metallization ring on each layer of the multi-layer device.
Claim 16
Dependent Claim
48 words
An electrostatic discharge protected integrated circuit chip as recited in claim 13, wherein each layer of the metallization ring is electrically interconnected to one another via conductive vias, and a conductive contact electrically interconnects each layer of the metallization ring to a substrate of the integrated circuit chip.
Claim 17
Dependent Claim
42 words
An electrostatic discharge protected integrated circuit chip as recited in claim 11, wherein the plurality of (Vss) supply cells are selected from the group consisting of noisy Vss cells, quiet Vss cells, PCI Vss cells, SCSI Vss cells, and analog Vss cells.
Claim 18
Dependent Claim
32 words
An electrostatic discharge protected integrated circuit chip as recited in claim 11, wherein the ESD bus die edge seal has a width that is between about 4 microns and about 40 microns.
Claim 19
Dependent Claim
40 words
An electrostatic discharge protected integrated circuit chip as recited in claim 11, wherein: respective ones of the plurality of input/output cells contain input/output circuits; and the plurality of (Vss) supply cells are coupled to one or more ESD N-channel transistors.
Claim 20
Dependent Claim
131 words
An integrated circuit chip having a core logic region that includes a plurality of transistor devices that are interconnected to form a specific integrated circuit device, and a plurality of input/output cells that are defined along a periphery of the integrated circuit chip, comprising: a single bus means for providing ESD protection and die sealing functions, the single bus means is defined around the periphery of the integrated circuit chip, the single bus means is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip; a plurality of (Vss) supply cells contained in selected ones of the plurality of input/output cells; and a plurality of ESD cross-coupled diodes being connected between the plurality of (Vss) supply cells and the single bus means.
Claim 21
Dependent Claim
131 words
An integrated circuit chip having a core logic region that includes a plurality of transistor devices that are interconnected to form a specific integrated circuit device, and a plurality of input/output cells that are defined along a periphery of the integrated circuit chip, comprising: a single bus means for providing ESD protection and die sealing functions, the single bus means is defined around the periphery of the integrated circuit chip, the single bus means is positioned outside of the plurality of input/output cells closest to a physical outer edge of the integrated circuit chip; a plurality of (Vss) supply cells contained in selected ones of the plurality of input/output cells; and a plurality of ESD cross-coupled diodes being connected between the plurality of (Vss) supply cells and the single bus means.
Claim 22
Dependent Claim
40 words
An integrated circuit chip as recited in claim 18, wherein selected ones of the plurality of (Vss) supply cells are connected to different internal Vss buses within the plurality of input/output cells to define different types of (Vss) supply cells.
Claim 23
Dependent Claim
44 words
An integrated circuit chip as recited in claim 19, wherein the different types of (Vss) cells are selected from a group consisting of a noisy Vss cell, a quiet Vss cell, a PCI Vss cell, a SCSI Vss cell, and an analog Vss cell.
Claim 24
Dependent Claim
25 words
An integrated circuit chip as recited in claim 20, wherein the different types of (Vss) cells are separated from one another by associated bus cuts.
Claim 25
Dependent Claim
32 words
An integrated circuit chip as recited in claim 18, wherein the plurality of (Vss) supply cells are electrically separated from the single bus means by no more than a diode voltage drop.
References Cited (Backward Citations)
US4893168A
Cited
US4559579A
Cited
US4945395A
Cited
US5019889A
Cited
US5087955A
Cited
US5063429A
Cited
US5347150A
Cited
US5365091A
Cited
US5602406A
Cited
US5672895A
Cited
US5593927A
Cited
US5581202A
Cited
US5955764A
Cited
US5773854A
Cited
US5940258A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-06-20 | 2003-12-20 | 2004-06-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-06-20 | 2007-12-20 | 2008-06-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-06-20 | 2011-12-20 | 2012-06-20 | $7700.00 | Window Closed / Lapsed |