US6054733A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabricating a flash EEPROM
Assignee: Round Rock Research LLC
•
Filing: 1997-08-12
•
Granted: 2000-04-25
•
Expires: 2017-08-12
Abstract
Abstract A method for forming a floating gate semiconductor device such as an electrically erasable programmable read only memory is provided. The device includes a silicon substrate having an electrically isolated active area. A gate oxide, as well as other components of a FET (e.g., source, drain) are formed in the active area. A self aligned floating gate is formed by depositing a conductive layer (e.g., polysilicon) into the recess and over the gate oxide. The conductive layer is then chemically mechanically planarized to an endpoint of the isolation layer so that all of the conductive layer except material in the recess and on the gate oxide is removed. Following formation of the floating gate an insulating layer is formed on the floating gate and a control gate is formed on the insulating layer.
Inventors
- 👤 Trung Tri Doan
- 👤 Tyler A. Lowrey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 17:56
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D64/00; H10D64/01; H10D64/031; H10D64/035
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
125 words
A semiconductor device comprising: a silicon substrate comprising an active area; a field oxide on the substrate having a first surface, the field oxide comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing the active area, the recess comprising four sidewalls formed by the bird's beak portions; a gate oxide on the active area within the recess; a conductive layer on the sidewalls of the recess and on the gate oxide comprising a second surface planarized to the first surface, the conductive layer having a peripheral shape defined by the periphery of the sidewalls and a surface defined by the bird's beak portions; an electrically insulating later on the second surface; and a control gate on the insulating layer.
Claim 2
Dependent Claim
125 words
A semiconductor device comprising: a silicon substrate comprising an active area; a field oxide on the substrate having a first surface, the field oxide comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing the active area, the recess comprising four sidewalls formed by the bird's beak portions; a gate oxide on the active area within the recess; a conductive layer on the sidewalls of the recess and on the gate oxide comprising a second surface planarized to the first surface, the conductive layer having a peripheral shape defined by the periphery of the sidewalls and a surface defined by the bird's beak portions; an electrically insulating later on the second surface; and a control gate on the insulating layer.
Claim 3
Dependent Claim
24 words
The semiconductor device of claim 1 wherein the conductive layer comprises hemispherical grain polysilicon such that the surface of the conductive layer is roughened.
Claim 4
Dependent Claim
97 words
A semiconductor device comprising: a silicon substrate comprising a gate area; a field oxide on the substrate having a first surface and comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing the gate area, the recess comprising four sidewalls formed by the bird's beak portions; a floating gate on the gate area comprising a conductive layer on the sidewalls having a second surface planarized to the first surface, the floating gate having a peripheral shape defined by the periphery of the recess and a surface defined by the bird's beak portions.
Claim 5
Dependent Claim
97 words
A semiconductor device comprising: a silicon substrate comprising a gate area; a field oxide on the substrate having a first surface and comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing the gate area, the recess comprising four sidewalls formed by the bird's beak portions; a floating gate on the gate area comprising a conductive layer on the sidewalls having a second surface planarized to the first surface, the floating gate having a peripheral shape defined by the periphery of the recess and a surface defined by the bird's beak portions.
Claim 6
Dependent Claim
20 words
The semiconductor device of claim 3 wherein the conductive layer comprises hemispherical grain polysilicon such that the surface is roughened.
Claim 7
Dependent Claim
18 words
The semiconductor device of claim 3 wherein the field oxide is about 2000 Å to 6000 Å thick.
Claim 8
Dependent Claim
21 words
The semiconductor device of claim 3 wherein the surface of the conductive layer is roughened to provide an increased surface area.
Claim 9
Dependent Claim
31 words
The semiconductor device of claim 3 further comprising a second oxide layer on the conductive layer and a second conductive layer on the second oxide layer configured as a control gate.
Claim 10
Dependent Claim
136 words
An electrically erasable programmable read only memory device comprising: a silicon substrate comprising a gate oxide for a field effect transistor; a field oxide on the substrate having a first surface, the field oxide comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing and electrically isolating the gate oxide, the recess comprising four sidewalls formed by the bird's beak portions; a floating gate on the gate oxide comprising a conductive layer within the recess comprising a second surface planarized to the first surface, the floating gate self aligned with the gate oxide and having a peripheral shape defined by the periphery of the recess and a surface defined by the bird's beak portions; an electrically insulating layer on the floating gate; and a second conductive layer on the insulating layer.
Claim 11
Dependent Claim
136 words
An electrically erasable programmable read only memory device comprising: a silicon substrate comprising a gate oxide for a field effect transistor; a field oxide on the substrate having a first surface, the field oxide comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing and electrically isolating the gate oxide, the recess comprising four sidewalls formed by the bird's beak portions; a floating gate on the gate oxide comprising a conductive layer within the recess comprising a second surface planarized to the first surface, the floating gate self aligned with the gate oxide and having a peripheral shape defined by the periphery of the recess and a surface defined by the bird's beak portions; an electrically insulating layer on the floating gate; and a second conductive layer on the insulating layer.
Claim 12
Dependent Claim
20 words
The semiconductor device of claim 8 wherein the conductive layer comprises hemispherical grain polysilicon such that the surface is roughened.
Claim 13
Dependent Claim
18 words
The semiconductor device of claim 8 wherein the field oxide is about 2000 Å to 6000 Å thick.
Claim 14
Dependent Claim
134 words
An electrically erasable programmable read only memory device comprising: a silicon substrate comprising a gate oxide for a field effect transistor; a field oxide on the substrate having a first surface, and comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing and electrically isolating the gate oxide, the recess comprising four sidewalls formed by the bird's beak portions; a floating gate on the gate oxide comprising a polysilicon layer within the recess having a second surface planarized to the first surface, such that a peripheral shape of the polysilicon layer is defined by the periphery of the recess, and a surface of the polysilicon layer is defined by the bird's beak portions; an electrically insulating layer on the floating gate; and a conductive layer on the insulating layer.
Claim 15
Dependent Claim
134 words
An electrically erasable programmable read only memory device comprising: a silicon substrate comprising a gate oxide for a field effect transistor; a field oxide on the substrate having a first surface, and comprising four bird's beak portions forming a four sided recess having a periphery substantially enclosing and electrically isolating the gate oxide, the recess comprising four sidewalls formed by the bird's beak portions; a floating gate on the gate oxide comprising a polysilicon layer within the recess having a second surface planarized to the first surface, such that a peripheral shape of the polysilicon layer is defined by the periphery of the recess, and a surface of the polysilicon layer is defined by the bird's beak portions; an electrically insulating layer on the floating gate; and a conductive layer on the insulating layer.
Claim 16
Dependent Claim
15 words
The semiconductor device of claim 11 wherein the surface of the polysilicon layer is roughened.
Claim 17
Dependent Claim
20 words
The semiconductor device of claim 12 wherein the polysilicon layer comprises hemispherical grain polysilicon such that the surface is roughened.
References Cited (Backward Citations)
US4818725A
Cited
US4833094A
Cited
US4997781A
Cited
US5047362A
Cited
US5292673A
Cited
US5235200A
Cited
US5032881A
Cited
US5290721A
Cited
US5196353A
Cited
US5372962A
Cited
US5315142A
Cited
US5451803A
Cited
US5279234A
Cited
US5767005A
Cited
US5521108A
Cited
US5407534A
Cited
US5892257A
Cited
US5680345A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-25 | 2003-10-25 | 2004-04-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-25 | 2007-10-25 | 2008-04-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-25 | 2011-10-25 | 2012-04-25 | $7700.00 | Window Closed / Lapsed |