Patent US6049222A successfully refreshed from Google Patents.
US6049222A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Configuring an FPGA using embedded memory
Assignee: Xilinx Inc
•
Filing: 1997-12-30
•
Granted: 2000-04-11
•
Expires: 2017-12-30
Abstract
Abstract An FPGA includes an embedded non-volatile memory coupled to a configuration access port. The configuration access port allows the non-volatile memory to program the configuration memory of the FPGA. On power-on or reset, the non-volatile memory configures a first portion of the FPGA using configuration data stored in the non-volatile memory. Other portions of the FPGA can also be configured using the embedded non-volatile memory. Alternatively, an external configuration device can configure the other portions of the FPGA through a configuration port. Further, either the embedded non-volatile memory or the external configuration device can reconfigure the first portion of the FPGA.
Inventors
- 👤 Gary R. Lawman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:00
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7867; G06F30/00; G06F30/30; G06F30/34
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
68 words
A method for configuring a field programmable gate array (FPGA) having an embedded non-volatile memory coupled to a configuration access port, the method comprising the steps of: configuring a first portion of the FPGA as a decoder with a first set of configuration data from the embedded non-volatile memory; and configuring a second portion of the FPGA with a second set of configuration data from a configuration device.
Claim 2
Independent Claim
68 words
A method for configuring a field programmable gate array (FPGA) having an embedded non-volatile memory coupled to a configuration access port, the method comprising the steps of: configuring a first portion of the FPGA as a decoder with a first set of configuration data from the embedded non-volatile memory; and configuring a second portion of the FPGA with a second set of configuration data from a configuration device.
Claim 3
Dependent Claim
30 words
The method of claim 1, wherein the first portion of the FPGA is configured by programming configuration memories of the first portion of the FPGA through the configuration access port.
Claim 4
Dependent Claim
22 words
The method of claim 1, further comprising the step of programming the first set of configuration data in the embedded non-volatile memory.
Claim 5
Dependent Claim
19 words
The method of claim 1, further comprising the step of making the embedded non-volatile memory unreadable outside the FPGA.
Claim 6
Dependent Claim
20 words
The method of claim 1, further comprising the step of decoding the second set of configuration data with the decoder.
Claim 7
Dependent Claim
29 words
The method of claim 1, further comprising the step of configuring a third portion of the FPGA with a third set of configuration data from the embedded non-volatile memory.
Claim 8
Dependent Claim
64 words
A field programmable gate array (FPGA) having user logic circuits and configuration logic circuits, the FPGA comprising: a configuration access port coupling the user logic circuits to the configuration logic circuits; and an embedded non-volatile memory coupled to the configuration access port, the embedded non-volatile memory comprising a first set of configuration data to configure a first portion of the FPGA as a decoder.
Claim 9
Dependent Claim
64 words
A field programmable gate array (FPGA) having user logic circuits and configuration logic circuits, the FPGA comprising: a configuration access port coupling the user logic circuits to the configuration logic circuits; and an embedded non-volatile memory coupled to the configuration access port, the embedded non-volatile memory comprising a first set of configuration data to configure a first portion of the FPGA as a decoder.
Claim 10
Dependent Claim
18 words
The FPGA of claim 7, further comprising a configuration port to configure a second portion of the FPGA.
Claim 11
Dependent Claim
17 words
The FPGA of claim 8, further comprising a second configuration access port coupled to the configuration port.
Claim 12
Dependent Claim
26 words
The FPGA of claim 7, wherein the embedded non-volatile memory further comprises a second set of configuration data to reconfigure the first portion of the FPGA.
Claim 13
Dependent Claim
26 words
The FPGA of claim 7, wherein the embedded non-volatile memory further comprises a second set of configuration data to reconfigure a second portion of the FPGA.
References Cited (Backward Citations)
US5361224A
Cited
US5402014A
Cited
US5574930A
Cited
US5493239A
Cited
US5847577A
Cited
US5640106A
Cited
US5838167A
Cited
US5808942A
Cited
US5640107A
Cited
US5821772A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-04-11 | 2003-10-11 | 2004-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-04-11 | 2007-10-11 | 2008-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-04-11 | 2011-10-11 | 2012-04-11 | $7700.00 | Window Closed / Lapsed |