US6008532A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit package having bond fingers with alternate bonding areas
Assignee: Adeia Semiconductor Solutions LLC
•
Filing: 1997-10-23
•
Granted: 1999-12-28
•
Expires: 2017-10-23
Abstract
Abstract A leadframe having individual bond fingers incorporating two or more alternate bonding areas. In one embodiment, conventional bond fingers having bonding areas in an outer row are augmented to include an additional conductive trace or intermediate portion terminating in a bonding area that is in general alignment with an inner row of bonding areas. Likewise, bond fingers having bonding areas in an inner row are enlarged to include an alternate bonding area that is in general alignment with the outer row of bonding areas. In another embodiment, bond fingers are arranged to provide multiple rows of closely-spaced staggered bonding areas to reduce bonding pitches. By providing alternate bonding areas in individual bond fingers, the manufacturing rules addressing staggered bond wire placement can be followed more readily, while simultaneously permitting the most convenient bond fingers to be utilized. The invention thereby adds significant flexibility to current staggered bonding techniques, and allows for a reduction in the size of many semiconductor dies.
Inventors
- 👤 Karla Y. Carichner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:12
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/421; H10W70/60; H10W72/00; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/20; H10W72/29; H10W72/50; H10W72/541; H10W72/547; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/59; H10W72/90; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; H10W90/00; H10W90/701; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
171 words
A semiconductor device assembly, comprising: an integrated circuit die having a plurality of bond pads; a leadframe having a plurality of electrically conductive bond fingers, the bond fingers having a plurality of alternate bonding areas for receiving a bond wire; a plurality of bond wires electrically coupling predetermined ones of the bond pads to predetermined ones of the bonding areas; wherein the plurality of alternate bonding areas comprise first and second bonding areas, each of the first bonding areas being closer to the integrated circuit than a corresponding one of the corresponding second bonding areas, the at least one bond finger further comprising an intermediate portion separating the first and second bonding areas, the first and second bonding areas having a width greater than the width of the intermediate portion of the bond finger; a first one of the plurality of bond wires is coupled to one of the first bonding areas; and a second one of the plurality of bond wires is coupled to one of the second bonding areas.
Claim 2
Dependent Claim
171 words
A semiconductor device assembly, comprising: an integrated circuit die having a plurality of bond pads; a leadframe having a plurality of electrically conductive bond fingers, the bond fingers having a plurality of alternate bonding areas for receiving a bond wire; a plurality of bond wires electrically coupling predetermined ones of the bond pads to predetermined ones of the bonding areas; wherein the plurality of alternate bonding areas comprise first and second bonding areas, each of the first bonding areas being closer to the integrated circuit than a corresponding one of the corresponding second bonding areas, the at least one bond finger further comprising an intermediate portion separating the first and second bonding areas, the first and second bonding areas having a width greater than the width of the intermediate portion of the bond finger; a first one of the plurality of bond wires is coupled to one of the first bonding areas; and a second one of the plurality of bond wires is coupled to one of the second bonding areas.
Claim 3
Dependent Claim
44 words
The semiconductor device assembly of claim 1, wherein the first bonding areas of adjacent bond fingers form a first row having a substantially axial alignment and wherein the second bonding areas of adjacent bond fingers form a second row having a substantially axial alignment.
Claim 4
Dependent Claim
42 words
The semiconductor device assembly of claim 1, wherein the first bonding areas of adjacent bond fingers form a first row having a staggered alignment and wherein the second bonding areas of adjacent bond fingers form a second row having a staggered alignment.
Claim 5
Dependent Claim
31 words
The semiconductor device assembly of claim 3, wherein the distance between adjacent ones of the bonding areas of adjacent bond fingers is less than the width of an individual bonding area.
Claim 6
Dependent Claim
30 words
The semiconductor device assembly of claim 1, wherein the plurality of alternate bonding areas of each of the plurality of electrically conductive bond fingers comprise at least three bonding areas.
Claim 7
Dependent Claim
29 words
The semiconductor device assembly of claim 5, wherein the bonding areas of adjacent bond fingers form at least three rows, each of the rows having a substantially axial alignment.
Claim 8
Dependent Claim
31 words
The semiconductor device assembly of claim 1, wherein the integrated circuit die, the bond wire, and a substantial portion of the leadframe are encapsulated in resin or other suitable packaging material.
Claim 9
Dependent Claim
19 words
The semiconductor device assembly of claim 1 wherein at least one of the bonding areas is substantially square shaped.
References Cited (Backward Citations)
US4195195A
Cited
US4980802A
Cited
US5656854A
Cited
US4951098A
Cited
US5018005A
Cited
US5489059A
Cited
US5208658A
Cited
US5168368A
Cited
US5309316A
Cited
US5742079A
Cited
US5483100A
Cited
US5441917A
Cited
US5565385A
Cited
US5635424A
Cited
US5373187A
Cited
US5567655A
Cited
US5587607A
Cited
US5726680A
Cited
US5444303A
Cited
US5465406A
Cited
US5773856A
Cited
US5650651A
Cited
US5773855A
Cited
US5814893A
Cited
US5744859A
Cited
US5801927A
Cited
US5767566A
Cited
US5764497A
Cited
US5650660A
Cited
US5686764A
Cited
US5734559A
Cited
US5796171A
Cited
US5783868A
Cited
US5719449A
Cited
US5801450A
Cited
US5898213A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-27 | 2003-06-28 | 2003-12-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-27 | 2007-06-28 | 2007-12-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-27 | 2011-06-28 | 2011-12-28 | $7700.00 | Window Closed / Lapsed |