US5742079A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit with variable pad pitch
Assignee: Philips Semiconductors Inc
•
Filing: 1996-12-24
•
Granted: 1998-04-21
•
Expires: 2016-12-24
Abstract
Abstract A method for making an integrated circuit characterized by: determining a range of bonding pad pitches which varies between a minimum bonding pad pitch and a maximum bonding pad pitch; setting a driver pitch to the minimum bonding pad pitch; forming a base set including a plurality of drivers having the determined driver pitch; forming customization layers over the base set, where the customization layers include a plurality of bonding pads having a pad pitch greater than the minimum bonding pad pitch but less than or equal to the maximum bonding pad pitch; and coupling some, but not all, of the drivers to the pads. As a result, a single base set can be used to make integrated circuits having a range of bonding pad pitches. The method and structure of the present invention are very well adapted for use in gate array integrated circuits.
Inventors
- 👤 Bryan Cary Doi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 19:56
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10W20/00; H10W20/40; H10W20/41; H10W20/43; H10W20/49; H10D; H10D84/00; H10D84/90; H10D84/998
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
79 words
An integrated circuit comprising: a base structure provided with a plurality of drivers having a first pitch between adjacent centers of said drivers; a customization structure disposed over said base structure, said customization structure being provided with a plurality of bonding pads having a second pitch between adjacent centers of said bonding pads, wherein said second pitch is greater than said first pitch; and a coupling structure connecting some, but not all, of said drivers to said bonding pads.
Claim 2
Dependent Claim
79 words
An integrated circuit comprising: a base structure provided with a plurality of drivers having a first pitch between adjacent centers of said drivers; a customization structure disposed over said base structure, said customization structure being provided with a plurality of bonding pads having a second pitch between adjacent centers of said bonding pads, wherein said second pitch is greater than said first pitch; and a coupling structure connecting some, but not all, of said drivers to said bonding pads.
Claim 3
Dependent Claim
109 words
An integrated circuit comprising: a semiconductor substrate including active devices formed therein; a base layer disposed over said substrate for providing a plurality of drivers connected with said active devices and having a first pitch between adjacent centers of said drivers; a customization layer disposed over said base layer for providing a plurality of bonding pads having a second pitch between adjacent centers of said pads, wherein said second pitch is greater than said first pitch; and a coupling structure connecting some, but not all, of said drivers to said pads, thereby at least one of said drivers not being coupled to any bonding pad of the integrated circuit.
Claim 4
Dependent Claim
109 words
An integrated circuit comprising: a semiconductor substrate including active devices formed therein; a base layer disposed over said substrate for providing a plurality of drivers connected with said active devices and having a first pitch between adjacent centers of said drivers; a customization layer disposed over said base layer for providing a plurality of bonding pads having a second pitch between adjacent centers of said pads, wherein said second pitch is greater than said first pitch; and a coupling structure connecting some, but not all, of said drivers to said pads, thereby at least one of said drivers not being coupled to any bonding pad of the integrated circuit.
Claim 5
Dependent Claim
33 words
An integrated circuit as recited in claim 2 wherein said integrated circuit comprises a gate array, said base layer comprises a base set of layers, and said customization layer comprises metal connect layers.
Claim 6
Dependent Claim
21 words
An integrated circuit as recited in claim 2 wherein said second pitch is at least 5% greater than said first pitch.
Claim 7
Dependent Claim
23 words
An integrated circuit as recited in claim 2 wherein said second pitch is between about 5% and 95% greater than said first pitch.
Claim 8
Dependent Claim
19 words
An integrated circuit as recited in claim 2 wherein said for coupling said drivers to said pads include vias.
Claim 9
Dependent Claim
273 words
An integrated circuit comprising: a semiconductor substrate including active devices formed therein, said semiconductor substrate defining four sides of an integrated circuit chip; a base layer disposed above said semiconductor substrate for providing a plurality of drivers, said plurality of drivers comprising four sets of drivers connected with said active devices, each set of said four sets of drivers being arranged at a respective side of said four sides of said integrated circuit chip, said each set of said four sets of drivers having all of its drivers arranged in a single row, said drivers of said four sets of drivers having a first pitch between adjacent centers of said drivers; a customization layer disposed over said base layer for providing a plurality of bonding pads, said plurality of bonding pads comprising four sets of bonding pads, each set of said four sets of bonding pads being arranged at a respective side of said four sides of said integrated circuit chip, said each set of said four sets of bonding pads having all of its bonding pads arranged in a single row and thereby each side of said four sides of the integrated circuit having exclusively only one single row of bonding pads arranged thereat, said bonding pads of said four sets of bonding pads having a second pitch between adjacent centers of said bonding pads, wherein said second pitch is greater than said first pitch; and a plurality of conductive structures extending between some, but not all, of said drivers to said bonding pads, thereby at least one of said drivers not being coupled to any bonding pad of the integrated circuit.
Claim 10
Dependent Claim
273 words
An integrated circuit comprising: a semiconductor substrate including active devices formed therein, said semiconductor substrate defining four sides of an integrated circuit chip; a base layer disposed above said semiconductor substrate for providing a plurality of drivers, said plurality of drivers comprising four sets of drivers connected with said active devices, each set of said four sets of drivers being arranged at a respective side of said four sides of said integrated circuit chip, said each set of said four sets of drivers having all of its drivers arranged in a single row, said drivers of said four sets of drivers having a first pitch between adjacent centers of said drivers; a customization layer disposed over said base layer for providing a plurality of bonding pads, said plurality of bonding pads comprising four sets of bonding pads, each set of said four sets of bonding pads being arranged at a respective side of said four sides of said integrated circuit chip, said each set of said four sets of bonding pads having all of its bonding pads arranged in a single row and thereby each side of said four sides of the integrated circuit having exclusively only one single row of bonding pads arranged thereat, said bonding pads of said four sets of bonding pads having a second pitch between adjacent centers of said bonding pads, wherein said second pitch is greater than said first pitch; and a plurality of conductive structures extending between some, but not all, of said drivers to said bonding pads, thereby at least one of said drivers not being coupled to any bonding pad of the integrated circuit.
Claim 11
Dependent Claim
33 words
An integrated circuit as recited in claim 7 wherein said integrated circuit comprises a gate array, said base layer comprises a base set of layers, and said customization layer comprises metal connect layers.
Claim 12
Dependent Claim
21 words
An integrated circuit as recited in claim 7 wherein said second pitch is at least 5% greater than said first pitch.
Claim 13
Dependent Claim
23 words
An integrated circuit as recited in claim 7 wherein said second pitch is between about 5% and 95% greater than said first pitch.
Claim 14
Dependent Claim
19 words
An integrated circuit as recited in claim 10 wherein said for coupling said drivers to said pads include vias.
Claim 15
Dependent Claim
225 words
An integrated circuit comprising: a semiconductor substrate including active devices formed therein; a base layer means disposed above said semiconductor substrate for providing a plurality of I/O drivers connected with said active devices and arranged at a peripheral portion of said periphery of the integrated circuit, all of the drivers of said plurality of drivers being arranged in a single row at said peripheral portion, and said drivers having a first pitch between adjacent centers of said drivers; a customization layer means disposed over said base layer means for providing a plurality of I/O bonding pads arranged at said peripheral portion, all of the bonding pads of said plurality of bonding pads being arranged in one single row at said peripheral portion and thereby said peripheral portion having exclusively only said one single row of bonding pads without any bonding pads not being arranged in said one single row at said peripheral portion, said bonding pads having a second pitch between adjacent centers of said bonding pads arranged in said one single row at said peripheral portion, wherein said second pitch is greater than said first pitch; and means for coupling some, but not all, of said drivers to said bonding pads, thereby at least one of said drivers not being coupled to any bonding pad of the integrated circuit at said peripheral portion thereof.
Claim 16
Dependent Claim
225 words
An integrated circuit comprising: a semiconductor substrate including active devices formed therein; a base layer means disposed above said semiconductor substrate for providing a plurality of I/O drivers connected with said active devices and arranged at a peripheral portion of said periphery of the integrated circuit, all of the drivers of said plurality of drivers being arranged in a single row at said peripheral portion, and said drivers having a first pitch between adjacent centers of said drivers; a customization layer means disposed over said base layer means for providing a plurality of I/O bonding pads arranged at said peripheral portion, all of the bonding pads of said plurality of bonding pads being arranged in one single row at said peripheral portion and thereby said peripheral portion having exclusively only said one single row of bonding pads without any bonding pads not being arranged in said one single row at said peripheral portion, said bonding pads having a second pitch between adjacent centers of said bonding pads arranged in said one single row at said peripheral portion, wherein said second pitch is greater than said first pitch; and means for coupling some, but not all, of said drivers to said bonding pads, thereby at least one of said drivers not being coupled to any bonding pad of the integrated circuit at said peripheral portion thereof.
Claim 17
Dependent Claim
35 words
An integrated circuit as recited in claim 12 wherein said integrated circuit comprises a gate array, said base layer means comprises a base set of layers, and said customization layer means comprises metal connect layers.
Claim 18
Dependent Claim
21 words
An integrated circuit as recited in claim 12 wherein said second pitch is at least 5% greater than said first pitch.
Claim 19
Dependent Claim
23 words
An integrated circuit as recited in claim 12 wherein said second pitch is between about 5% and 95% greater than said first pitch.
Claim 20
Dependent Claim
20 words
An integrated circuit as recited in claim 12 wherein said means for coupling said drivers to said pads include vias.
References Cited (Backward Citations)
US4136356A
Cited
US4255672A
Cited
US4523106A
Cited
EP0306620A1
Cited
US4811073A
Cited
US4945395A
Cited
US4786613A
Cited
US4855958A
Cited
US4794092A
Cited
JPH01185941A
Cited
EP0342590A2
Cited
US5060046A
Cited
US5017993A
Cited
US5119169A
Cited
JPH03138972A
Cited
EP0431490A1
Cited
US5424248A
Cited
US5610417A
Cited
JPH0684895A
Cited
JPH06182756A
Cited
JPH06120426A
Cited
US5510654A
Cited
US5543651A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-20 | 2001-10-20 | 2002-04-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-20 | 2005-10-20 | 2006-04-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-20 | 2009-10-20 | 2010-04-21 | $7700.00 | Window Closed / Lapsed |