Patent US6001690A successfully refreshed from Google Patents.
US6001690A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming flash EPROM by using iso+aniso silicon nitride spacer etching technology
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1998-02-13
•
Granted: 1999-12-14
•
Expires: 2018-02-13
Abstract
Abstract A method is provided for forming nitride spacers for flash EEPROM devices. A silicon nitride layer is formed over the floating gate in a memory cell. Unlike in conventional methods where the nitride layer is usually subjected to anisotropic etching, it is disclosed in this invention that when partial isotropic/anisotropic etching of a particular recipe is performed, the resulting nitride spacers are better controlled dimensionally with the attendant advantage, therefore, of better definition of gate and channel lengths during subsequent implantations. In a second embodiment, the partial isotropic/anisotropic etching is followed by full anisotropic etching of another recipe with even better defined parameters for the flash EEPROMS.
Inventors
- 👤 Wen-Cheng Chien
- 👤 Ming-Yi Lin
- 👤 Li-Ming Huang
- 👤 Chen-Peng Fan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:04
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411
Claims Analysis
Total Claims: 35
Claim 1
Independent Claim
169 words
A method of forming silicon nitride spacers in flash EEPROM cells comprising the steps of: providing a semiconductor substrate having a gate oxide layer formed thereon; forming a first polysilicon layer over said gate oxide layer; forming a mask layer over said first polysilicon layer; patterning said mask layer to define a floating gate in said first polysilicon layer; oxidizing said first polysilicon layer; removing said mask layer; etching said first polysilicon layer to form said floating gate; depositing a tunnel oxide layer over said floating gate; depositing a silicon nitride layer over said tunnel oxide layer; performing partial isotropic main-etch of said silicon nitride layer followed by over-etch of said silicon nitride layer to form silicon nitride spacers; forming source and drain regions in said substrate using said silicon nitride spacers for alignment; depositing an interpoly oxide layer over said substrate; forming a second polysilicon layer over said interpoly oxide layer; and patterning said second polysilicon layer to form a control gate and complete said flash EEPROM cells.
Claim 2
Independent Claim
169 words
A method of forming silicon nitride spacers in flash EEPROM cells comprising the steps of: providing a semiconductor substrate having a gate oxide layer formed thereon; forming a first polysilicon layer over said gate oxide layer; forming a mask layer over said first polysilicon layer; patterning said mask layer to define a floating gate in said first polysilicon layer; oxidizing said first polysilicon layer; removing said mask layer; etching said first polysilicon layer to form said floating gate; depositing a tunnel oxide layer over said floating gate; depositing a silicon nitride layer over said tunnel oxide layer; performing partial isotropic main-etch of said silicon nitride layer followed by over-etch of said silicon nitride layer to form silicon nitride spacers; forming source and drain regions in said substrate using said silicon nitride spacers for alignment; depositing an interpoly oxide layer over said substrate; forming a second polysilicon layer over said interpoly oxide layer; and patterning said second polysilicon layer to form a control gate and complete said flash EEPROM cells.
Claim 3
Dependent Claim
11 words
The method of claim 1, wherein said semiconductor substrate is silicon.
Claim 4
Dependent Claim
19 words
The method of claim 1, wherein said gate oxide has a thickness between about 115 to 125 angstroms (Å).
Claim 5
Dependent Claim
19 words
The method of claim 1, wherein said first polysilicon layer has a thickness between about 1500 to 1700 Å.
Claim 6
Dependent Claim
22 words
The method of claim 1, wherein said mask layer is silicon nitride and has a thickness between about 1400 to 1600 Å.
Claim 7
Dependent Claim
28 words
The method of claim 1, wherein said oxidizing said first polysilicon layer is accomplished by thermal growth in a furnace at temperature between about 900 to 950° C.
Claim 8
Dependent Claim
32 words
The method of claim 1, wherein said etching said first p-olysilicon layer to form said floating gate is accomplished with a recipe comprising He, Cl 2 and C 2 F 6 .
Claim 9
Dependent Claim
24 words
The method of claim 1, wherein said tunnel oxide comprises high temperature oxide (HTO) formed at a temperature between about 650 to 700° C.
Claim 10
Dependent Claim
18 words
The method of claim 8, wherein said tunnel oxide has a thickness between about 100 to 110 Å.
Claim 11
Dependent Claim
20 words
The method of claim 1, wherein said silicon nitride is deposited at a temperature between about 750 to 800° C.
Claim 12
Dependent Claim
18 words
The method of claim 10, wherein said silicon nitride has a thickness between about 170 to 180 Å.
Claim 13
Dependent Claim
73 words
The method of claim 1, wherein said partial isotropic main-etch is performed by using a recipe comprising gas SF 6 flowing at a rate between about 15 to 20 standard cubic centimeteres per minute (sccm) and gas O 2 at a rate between about 4 to 5 sccm with power between about 75 to 80 W at a pressure between about 350 to 400 mtorr, and for between about 2 to 3 seconds.
Claim 14
Dependent Claim
23 words
The method of claim 12, wherein said partial isotropic main-etch has a higher selectivity in a vertical direction with a ratio of 1:2.
Claim 15
Dependent Claim
70 words
The method of claim 1, wherein said over-etch is performed by using a recipe comprising gas SF6 flowing at a rate between about 15 to 20 standard cubic centimeteres per minute (sccm) and gas O 2 at a rate between about 4 to 5 sccm with power between about 75 to 80 W at a pressure between about 350 to 400 mtorr, and for between about 1 to 2 seconds.
Claim 16
Dependent Claim
45 words
The method of claim 1, wherein said forming source and drain regions using said silicon nitride spacers is accomplished with self-aligned implantation of arsenic at dosage level between about 3×10 15 to 3.5×10 15 atoms/cm 2 at an energy between about 40 to 60 KEV.
Claim 17
Dependent Claim
19 words
The method of claim 1, wherein said second polysilicon layer has a thickness between about 1500 to 1600 Å.
Claim 18
Independent Claim
169 words
A method of forming silicon nitride spacers in flash EEPROM cells comprising the steps of: providing a semiconductor substrate having a gate oxide layer formed thereon; forming a first polysilicon layer over said gate oxide layer; forming a mask layer over said first polysilicon layer; patterning said mask layer to define a floating gate in said first polysilicon layer; oxidizing said first polysilicon layer; removing said mask layer; etching said first polysilicon layer to form said floating gate; depositing a tunnel oxide layer over said floating gate; depositing a silicon nitride layer over said tunnel oxide layer; performing partial isotropic main-etch of said silicon nitride layer followed by over-etch of said silicon nitride layer to form silicon nitride spacers; forming source and drain regions in said substrate using said silicon nitride spacers for alignment; depositing an interpoly oxide layer over said substrate; forming a second polysilicon layer over said interpoly oxide layer; and patterning said second polysilicpn layer to form a control gate and complete said flash EEPROM cells.
Claim 19
Independent Claim
169 words
A method of forming silicon nitride spacers in flash EEPROM cells comprising the steps of: providing a semiconductor substrate having a gate oxide layer formed thereon; forming a first polysilicon layer over said gate oxide layer; forming a mask layer over said first polysilicon layer; patterning said mask layer to define a floating gate in said first polysilicon layer; oxidizing said first polysilicon layer; removing said mask layer; etching said first polysilicon layer to form said floating gate; depositing a tunnel oxide layer over said floating gate; depositing a silicon nitride layer over said tunnel oxide layer; performing partial isotropic main-etch of said silicon nitride layer followed by over-etch of said silicon nitride layer to form silicon nitride spacers; forming source and drain regions in said substrate using said silicon nitride spacers for alignment; depositing an interpoly oxide layer over said substrate; forming a second polysilicon layer over said interpoly oxide layer; and patterning said second polysilicpn layer to form a control gate and complete said flash EEPROM cells.
Claim 20
Dependent Claim
11 words
The method of claim 17, wherein said semiconductor substrate is silicon.
Claim 21
Dependent Claim
19 words
The method of claim 17, wherein said gate oxide has a thickness between about 115 to 125 angstroms (Å).
Claim 22
Dependent Claim
19 words
The method of claim 17, wherein said first polysilicon layer has a thickness between about 1500 to 1700 Å.
Claim 23
Dependent Claim
22 words
The method of claim 17, wherein said mask layer is silicon nitride and has a thickness between about 1400 to 1600 Å.
Claim 24
Dependent Claim
28 words
The method of claim 17, wherein said oxidizing said first polysilicon layer is accomplished by thermal growth in a furnace at temperature between about 900 to 950° C.
Claim 25
Dependent Claim
32 words
The method of claim 17, wherein said etching said first polysilicon layer to form said floating gate is accomplished with a recipe comprising He, Cl 2 and C 2 F 6 .
Claim 26
Dependent Claim
24 words
The method of claim 17, wherein said tunnel oxide comprises high temperature oxide (HTO) formed at a temperature between about 650 to 700° C.
Claim 27
Dependent Claim
18 words
The method of claim 24, wherein said tunnel oxide has a thickness between about 100 to 110 Å.
Claim 28
Dependent Claim
20 words
The method of claim 17, wherein said silicon nitride is deposited at a temperature between about 750 to 800° C.
Claim 29
Dependent Claim
18 words
The method of claim 26, wherein said silicon nitride has a thickness between about 170 to 180 Å.
Claim 30
Dependent Claim
75 words
The method of claim 17, wherein said partial isotropic main-etch and over-etch are performed by using a recipe comprising gas SF 6 flowing at a rate between about 15 to 20 standard cubic centimeteres per minute (sccm) and gas O 2 at a rate between about 4 to 5 sccm with power between about 75 to 80 W at a pressure between about 350 to 400 mtorr, and for between about 3 to 4 seconds.
Claim 31
Dependent Claim
23 words
The method of claim 28, wherein said partial isotropic main-etch has a higher selectivity in a vertical direction with a ratio of 1:2.
Claim 32
Dependent Claim
66 words
The method of claim 17, wherein said anisotropic etch is performed by using a recipe comprising gas Cl 2 flowing at a rate between about 120 to 130 sccm and He gas at a rate between about 70 to 80 sccm with power between about 190 to 200 W at a pressure between about 180 to 200 mtorr, and for between about 3 to 5 seconds.
Claim 33
Dependent Claim
45 words
The method of claim 17, wherein said forming source and drain regions using said silicon nitride spacers is accomplished with self-aligned implantation of arsenic at dosage levels between about 3×10 15 to 3.5×10 15 atoms/cm 2 at an energy between about 40 to 60 KEV.
Claim 34
Dependent Claim
19 words
The method of claim 17, wherein said interpoly oxide layer has a thickness between about 110 to 120 Å.
Claim 35
Dependent Claim
18 words
The method of claim 17, wherein said second polysilicon layer has a thickness between about 1500 to 1600Å.
References Cited (Backward Citations)
US5679589A
Cited
US5067108A
Cited
US5278087A
Cited
US5045486A
Cited
US5115288A
Cited
US5573965A
Cited
US5371028A
Cited
US5493138A
Cited
US5554869A
Cited
US5879993A
Cited
US5858840A
Cited
US5879992A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-13 | 2003-06-14 | 2003-12-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-13 | 2007-06-14 | 2007-12-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-13 | 2011-06-14 | 2011-12-14 | $7700.00 | Window Closed / Lapsed |