Patent US5985739A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5985739A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor structures having advantageous high-frequency characteristics and processes for producing such semiconductor structures

Assignee: Fraunhofer-Gesellschaft zur Förderung der Angewandten Forschung eV
•
Filing: 1995-09-19
•
Granted: 1999-11-16
•
Expires: 2015-09-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process is disclosed for producing a semiconductor structure with a highly conductive buried layer with the following steps: an insulating layer is applied to a first surface of a first semiconductor substrate, an insulating layer is applied on a surface of a layer of highly conductive material which is physically separate from the first semiconductor substrate and then the insulation layers are bonded together.

Inventors

  • 👤 Andreas Plettner
  • 👤 Karl Haberger

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 03:30
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10P90/1914; H10W10/011; H10W10/014; H10W10/17

Claims Analysis

Total Claims: 33
Claim 1
Independent Claim 107 words
A method for producing a semiconductor structure including a highly conductive buried layer, the method comprising: forming a first insulating layer on a first surface of a first semiconductor substrate; forming a second insulating layer on a surface of a highly conductive layer wherein the highly conductive layer comprises a highly conductive material, wherein all portions of the highly conductive layer are electrically coupled to each other to share a common electrical potential, wherein the highly conductive layer is physically separated from the first semiconductor substrate, and wherein the highly conductive layer is formed over a second semiconductor substrate; and connecting the first and second insulating layers.
Claim 2
Independent Claim 107 words
A method for producing a semiconductor structure including a highly conductive buried layer, the method comprising: forming a first insulating layer on a first surface of a first semiconductor substrate; forming a second insulating layer on a surface of a highly conductive layer wherein the highly conductive layer comprises a highly conductive material, wherein all portions of the highly conductive layer are electrically coupled to each other to share a common electrical potential, wherein the highly conductive layer is physically separated from the first semiconductor substrate, and wherein the highly conductive layer is formed over a second semiconductor substrate; and connecting the first and second insulating layers.
Claim 3
Dependent Claim 16 words
The method of claim 1 wherein at least the first semiconductor substrate is an Si substrate.
Claim 4
Dependent Claim 18 words
The method of claim 1 wherein the first and second insulating layers are produced by an oxidation process.
Claim 5
Dependent Claim 21 words
The method of claim 1 wherein at least one of the first and second insulating layers is an SiO 2 layer.
Claim 6
Dependent Claim 16 words
The method of claim 1 wherein the first and second insulating layers are connected by adhesion.
Claim 7
Dependent Claim 11 words
The method of claim 1 wherein the connecting step comprises annealing.
Claim 8
Dependent Claim 13 words
The method of claim 1 wherein the connecting step comprises a bonding method.
Claim 9
Dependent Claim 13 words
The method of claim 7 wherein the bonding step comprises silicon fusion bonding.
Claim 10
Dependent Claim 16 words
The method of claim 1 wherein the highly conductive layer comprises a highly doped semiconductor layer.
Claim 11
Dependent Claim 12 words
The method of claim 1 wherein the highly conductive layer comprises metal.
Claim 12
Dependent Claim 12 words
The method of claim 1 wherein the highly conductive layer comprises polysilicon.
Claim 13
Dependent Claim 15 words
The method of claim 10 wherein the highly conductive layer comprises a combination of metals.
Claim 14
Dependent Claim 21 words
The method of claim 1 wherein at least one of the first and second semiconductor substrates is part of a wafer.
Claim 15
Dependent Claim 24 words
The method of claim 1, further including polishing or etching the first semiconductor substrate to obtain an active layer which is suited for integration.
Claim 16
Dependent Claim 40 words
The method of claim 1 wherein the highly conductive layer is formed as a grid structure and the second insulating layer is also formed above the part of the second semiconductor substrate that is not covered by the grid structure.
Claim 17
Dependent Claim 35 words
The method of claim 15 wherein the grid structure is produced by photolithographic methods producing a trench structure in the second semiconductor substrate wherein the photolithographic methods subsequently fill in the trench structure with metal.
Claim 18
Dependent Claim 27 words
The method of claim 16 wherein the metal is formed as a film and is subsequently removed by a polishing process down to the second semiconductor substrate.
Claim 19
Dependent Claim 34 words
The method of claim 1 wherein the highly conductive layer comprises metal wherein the metal is formed as a film and is subsequently removed in a polishing process down to the second semiconductor substrate.
Claim 20
Dependent Claim 20 words
The method of claim 1 wherein a BESOI or SIMOX wafer is used at least for the first semiconductor substrate.
Claim 21
Dependent Claim 28 words
The method of claim 19 wherein the BESOI wafer comprises an active layer and wherein an oxide layer is formed over the active layer as an insulation layer.
Claim 22
Dependent Claim 40 words
The method of claim 19 wherein the BESOI wafer has a back side and adjoining oxide layer and wherein the back side of the BESOI wafer and the adjoining oxide layer are removed to expose the future active Si layer.
Claim 23
Dependent Claim 25 words
The method of claim 21 wherein selective etching methods are used to remove the back side of the BESOI wafer and the adjoining oxide layer.
Claim 24
Dependent Claim 24 words
The method of claim 21 wherein polishing methods are used to remove the back side of the BESOI wafer and the adjoining oxide layer.
Claim 25
Dependent Claim 32 words
The method of claim 19 wherein the base substrate of the BESOI or SIMOX wafer is removed down to the oxide layer and the exposed oxide layer is used for connecting purposes.
Claim 26
Dependent Claim 17 words
The method of claim 1 wherein the steps of claim 1 are repeated to produce 3D structures.
Claim 27
Dependent Claim 28 words
The method of claim 25 wherein a plurality of BESOI or SIMOX wafers are connected in superimposed fashion and wherein the BESOI or SIMOX wafers have been rethinned.
Claim 28
Dependent Claim 55 words
The method of claim 26 wherein after integration of the corresponding conductor paths or active components the active layers of the BESOI or SIMOX wafers are covered with an oxide layer, a highly conductive layer positioned thereabove and once again with an oxide layer, the latter being used for connection with the wafer located thereabove.
Claim 29
Dependent Claim 20 words
The method of claim 1 wherein the highly conductive layer is used as a thickness standard for layer thickness measurements.
Claim 30
Dependent Claim 13 words
The method of claim 1 wherein the semiconductor structure produced is a micro-waveguide.
Claim 31
Dependent Claim 18 words
The method of claim 10 wherein the conductive layer comprises one of the following: W, Ti or TiSi.
Claim 32
Dependent Claim 26 words
The method of claim 12 wherein the combination of metals comprises a W layer and a TiN and wherein the TiN serves as a diffusion barrier.
Claim 33
Dependent Claim 15 words
The method of claim 14 wherein processing includes one of the following: polishing or etching.

References Cited (Backward Citations)

US4091408A Cited
JPS61174661A Cited
EP0238066A2 Cited
US4826787A Cited
JPH043933A Cited
US5286670A Cited
US5355022A Cited
US5260233A Cited
EP0635885A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-11-15 2003-05-17 2003-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-11-15 2007-05-17 2007-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-11-15 2011-05-17 2011-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag