Patent US5963543A successfully refreshed from Google Patents.
US5963543A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Error detection and correction apparatus for an asynchronous transfer mode (ATM) network device
Assignee: LSI Corp
•
Filing: 1997-08-05
•
Granted: 1999-10-05
•
Expires: 2017-08-05
Abstract
Abstract An adaptive error detection and correction apparatus for an Asynchronous Transfer Mode (ATM) network device comprises a sensing unit for sensing a congestion condition in the ATM network and a global pacing rate unit for adaptively reducing a maximum allowable transmission ratio of ATM cells containing information to idle ATM cells in response to a sensed congestion condition. A processor stores a number corresponding to a relatively high maximum allowable transmission ratio in the global pacing rate register in the absence of a sensed congestion condition, and stores a number corresponding to a relatively low maximum allowable transmission ratio in the global pacing rate register in response to a sensed congestion condition. A controller adjusts the maximum allowable transmission ratio in accordance with the number stored in the global pacing rate register. A plurality of peak pacing rate counters reset to predetermined values upon decrementation to zero, the predetermined values corresponding to service intervals for segmentation of Conversion Sublayer Payload Data Unit (CD-PDU)s. The processor further includes circuitry for assigning the counters to selected CD-PDUs, and sensing the counters to determine whether or not segmentation of the selected CD-PDUs is within the respective service intervals. The apparatus further includes a channel group credit register having bits corresponding to the respective counters.
Inventors
- 👤 Michael D. Rostoker
- 👤 D. Tony Stelliga
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 19:34
CPC Classifications
H; H04; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/128; H04L; H04L12/00; H04L12/54; H04L12/56; H04L12/5601; H04L12/5602; H04L43/00; H04L47/00; H04L47/10; H04L47/11; H04L47/26; H04L47/263; H04L47/43; H04L49/00; H04L49/30; H04L49/3081; H04L49/50; H04L49/501; H04L49/55; H04L49/555; H04L49/557; H04L49/90; H04L49/901; H04L49/9084; H04L49/9089; H04L49/9094; H04N; H04N19/00; H04N19/42; H04N19/60; H04N19/61; H04N21/00; H04N21/20; H04N21/23; H04N21/238; H04N21/2381; H04N21/40; H04N21/43; H04N21/438; H04N21/4381; H04N21/60; H04N21/61; H04N21/6106; H04N21/6137; H04N21/63; H04N21/643; H04N21/64307; H04N21/647; H04N21/64723; H04N21/6473; H04N21/64738; H04N21/64784; H04N21/64792; H04L2012/5603; H04L2012/5609; H04L2012/5613; H04L2012/5614; H04L2012/5615; H04L2012/5616; H04L2012/5628; H04L2012/5629; H04L2012/5631; H04L2012/5632; H04L2012/5635; H04L2012/5636; H04L2012/5637; H04L2012/5638; H04L2012/5646; H04L2012/5647; H04L2012/5652; H04L2012/5653; H04L2012/5664; H04L2012/5665; H04L43/08; H04L43/0805; H04L43/0817; H04L43/0852; H04L43/0876; H04L43/0894; H04L43/10; H04L43/106; H04L49/20; H04L49/3009; H04N19/70; H04Q2213/00; H04Q2213/13034; H04Q2213/13097; H04Q2213/13141; H04Q2213/13174; H04Q2213/13204; H04Q2213/13216; H04Q2213/13296; H04Q2213/13322; H04Q2213/13332; H04Q2213/13353; Y; Y02; Y02D; Y02D30/00; Y02D30/50
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
93 words
Integrated circuitry for detecting and correcting errors in an asynchronous transfer mode (ATM) network, the ATM network having a transmission ratio defined as a ratio of cells which contain information to cells which are idle, said integrated circuitry comprising on a single chip: sensing circuitry for sensing a congestion condition in the ATM network; and global pacing rate circuitry in communication with said sensing circuitry for reducing a maximum allowable transmission ratio in response to a congestion condition; said sensing circuitry and said global pacing rate circuitry being disposed on a single chip.
Claim 2
Dependent Claim
93 words
Integrated circuitry for detecting and correcting errors in an asynchronous transfer mode (ATM) network, the ATM network having a transmission ratio defined as a ratio of cells which contain information to cells which are idle, said integrated circuitry comprising on a single chip: sensing circuitry for sensing a congestion condition in the ATM network; and global pacing rate circuitry in communication with said sensing circuitry for reducing a maximum allowable transmission ratio in response to a congestion condition; said sensing circuitry and said global pacing rate circuitry being disposed on a single chip.
Claim 3
Dependent Claim
97 words
Integrated circuitry as claimed in claim 1 wherein said global pacing rate circuitry comprises: a global pacing rate register; processing circuitry for storing a number corresponding to a relatively high maximum allowable transmission ratio in said global pacing rate register in the absence of a sensed congestion condition, and for storing a number corresponding to a relatively low maximum allowable transmission ratio in said global pacing rate register in response to a sensed congestion condition; and controlling circuitry for adjusting said maximum allowable transmission ratio in accordance with said number stored in said global pacing rate register.
Claim 4
Dependent Claim
87 words
Programmable pacing rate circuitry for an asynchronous transfer mode (ATM) network device, the ATM network having a transmission ratio defined as a ratio of cells which contain information to cells which are idle, said pacing rate circuitry comprising on a single chip: sensing circuitry for sensing a congestion condition in the ATM network; and global pacing rate circuitry for reducing a maximum allowable transmission ratio in response to a sensed congestion condition; said sensing circuitry and said global pacing rate circuitry being disposed on a single chip.
Claim 5
Dependent Claim
87 words
Programmable pacing rate circuitry for an asynchronous transfer mode (ATM) network device, the ATM network having a transmission ratio defined as a ratio of cells which contain information to cells which are idle, said pacing rate circuitry comprising on a single chip: sensing circuitry for sensing a congestion condition in the ATM network; and global pacing rate circuitry for reducing a maximum allowable transmission ratio in response to a sensed congestion condition; said sensing circuitry and said global pacing rate circuitry being disposed on a single chip.
Claim 6
Dependent Claim
95 words
Circuitry as claimed in claim 3 wherein said global pacing rate circuitry comprises: a global pacing rate register; processing circuitry for storing a number corresponding to a relatively high maximum allowable transmission ratio in said global pacing rate register in the absence of a sensed congestion condition, and storing a number corresponding to a relatively low maximum allowable transmission ratio in said global pacing rate register in response to a sensed congestion condition; and controlling circuitry for adjusting said maximum allowable transmission ratio in accordance with said number stored in said global pacing rate register.
Claim 7
Dependent Claim
77 words
Circuitry as claimed in claim 3 further comprising on said single chip a plurality of peak pacing rate counters which reset to predetermined values upon decrementing to zero, said predetermined values corresponding to service intervals for segmentation of conversion sublayer payload data units (CD-PDUs); wherein said processing circuitry comprises circuitry for assigning said counters to selected CD-PDUs and sensing said counters to determine whether or not segmentation of said selected CD-PDUs is within said service interval respectively.
Claim 8
Dependent Claim
36 words
Circuitry as claimed in claim 5 wherein said processing circuitry further comprises circuitry for designating a plurality of CD-PDUs having similar characteristics and causing said plurality of CD-PDUs to be segmented simultaneously as a channel group.
Claim 9
Dependent Claim
85 words
Circuitry as claimed in claim 6 further comprising on said single chip a channel group credit register having bits respectively corresponding to the counters, said bits being set to a first logical sense prior to segmentation of a channel group and being set to a second logical sense upon decrementing of the respective counter; wherein said processing circuitry comprises circuitry for designating a channel group as being credited for transmission if the respective bit in the channel group credit register has said second logical sense.
Claim 10
Dependent Claim
30 words
Circuitry as claimed in claim 6 wherein said processing circuitry further comprises circuitry for assigning priorities to channel groups and causing channel groups to be segmented in order of priority.
Claim 11
Dependent Claim
18 words
Circuitry as claimed in claim 5 wherein said processing circuitry further comprises circuitry for selectively stalling the counters.
Claim 12
Dependent Claim
27 words
Circuitry as claimed in claim 5 wherein said processing circuitry further comprises circuitry for combining two of the counters in series for operation as a single counter.
References Cited (Backward Citations)
US4792941A
Cited
US4969147A
Cited
US5175818A
Cited
US4947388A
Cited
US5105424A
Cited
US4939724A
Cited
US5062106A
Cited
US5140583A
Cited
US5079762A
Cited
US5224091A
Cited
US5130975A
Cited
US5157662A
Cited
US5072442A
Cited
US5121390A
Cited
US5136584A
Cited
US5153920A
Cited
US5214650A
Cited
US5130984A
Cited
US5166926A
Cited
US5313454A
Cited
US5379297A
Cited
US5414702A
Cited
US5446726A
Cited
US5528588A
Cited
US5521916A
Cited
US5530806A
Cited
US5583863A
Cited
US5533009A
Cited
US5625625A
Cited
US5606559A
Cited
US5610921A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-10-04 | 2003-04-05 | 2003-10-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-10-04 | 2007-04-05 | 2007-10-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-10-04 | 2011-04-05 | 2011-10-05 | $7700.00 | Window Closed / Lapsed |