US5961614A — System for data transfer through an I/O device us…

Claim 1

Independent Claim 157 words

A method of transferring a data unit from a computer system memory and to an external system through an I/O device using a memory access controller, said memory access controller including a register for storing information which the memory access controller uses to control its own operation, said method comprising the steps of: a first step, executed by said memory access controller, of retrieving said data unit from said computer system memory and transmitting said data unit to said I/O device; a second step, executed by said I/O device, of transmitting said data unit retrieved and transmitted in said first step to said external system; a third step, executed by said I/O device, of sending a data status signal to said memory access controller when said second step is complete; and a fourth step, executed by said memory access controller, of storing an indication of said data status signal sent in said third step in said register.

Claim 2

Independent Claim 157 words

A method of transferring a data unit from a computer system memory and to an external system through an I/O device using a memory access controller, said memory access controller including a register for storing information which the memory access controller uses to control its own operation, said method comprising the steps of: a first step, executed by said memory access controller, of retrieving said data unit from said computer system memory and transmitting said data unit to said I/O device; a second step, executed by said I/O device, of transmitting said data unit retrieved and transmitted in said first step to said external system; a third step, executed by said I/O device, of sending a data status signal to said memory access controller when said second step is complete; and a fourth step, executed by said memory access controller, of storing an indication of said data status signal sent in said third step in said register.

Claim 3

Dependent Claim 55 words

A method as in claim 1 wherein said data status signal indicates a successful transmission of said data unit to said external system by said I/O device, wherein said register is a channel status register, and wherein a bit of said channel status register assumes a value indicative of receipt of said data status signal.

Claim 4

Dependent Claim 40 words

A method as claimed in claim 1 wherein said memory access controller waits until said bit reflects a value of said data status signal indicating successful transmission of a data unit to the external system before sending another data unit.

Claim 5

Dependent Claim 28 words

A method as claimed in claim 1 wherein said external system is a network, said I/O device is an Ethernet controller, and said data unit is a packet.

Claim 6

Dependent Claim 16 words

A method as claimed in claim 1 wherein said data status signal is an interrupt signal.

Claim 7

Dependent Claim 17 words

A method as claimed in claim 1 wherein said memory access controller is a DMA channel controller.

Claim 8

Dependent Claim 31 words

A method as claimed in claim 1 wherein there are two DMA channels, a receive channel and a transmit channel, and wherein an interrupt from a said receive channel is masked.

Claim 9

Dependent Claim 183 words

A computer system comprising: a computer system memory; an I/O device connected to an external system to transfer data units between said computer system memory and an external system; said I/O device including a data status signal generator which generates a data status signal upon completion of transfer of a data unit; a memory access controller connected to said computer system memory and said I/O device; said memory access controller including a register for storing status information which the memory access controller uses to control its own operation, wherein said memory access controller receives said data status signal and stores an indication of a value of said data status signal in said register, wherein during a data transmit operation the memory access controller retrieves said data unit from said computer system memory and transfers said data unit to said I/O device and said I/O device transmits said data unit to said external system and wherein the said data transfer status signal is sent from the I/O device to the memory access controller after the transfer of said data unit to said I/O device.

Claim 10

Dependent Claim 183 words

A computer system comprising: a computer system memory; an I/O device connected to an external system to transfer data units between said computer system memory and an external system; said I/O device including a data status signal generator which generates a data status signal upon completion of transfer of a data unit; a memory access controller connected to said computer system memory and said I/O device; said memory access controller including a register for storing status information which the memory access controller uses to control its own operation, wherein said memory access controller receives said data status signal and stores an indication of a value of said data status signal in said register, wherein during a data transmit operation the memory access controller retrieves said data unit from said computer system memory and transfers said data unit to said I/O device and said I/O device transmits said data unit to said external system and wherein the said data transfer status signal is sent from the I/O device to the memory access controller after the transfer of said data unit to said I/O device.

Claim 11

Dependent Claim 57 words

A computer system as claimed in claim 8 wherein said data status signal indicates a successful transmission of a data unit to said external system by said I/O device, wherein said register is a channel status register, and wherein a bit of the channel status register is arranged to reflect a value of said data status signal.

Claim 12

Dependent Claim 41 words

A computer system as claimed in claim 9 wherein said memory access controller waits until said bit reflects a value of said data status signal indicating successful transmission of a data unit to the external system before sending another data unit.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2002-10-04	2003-04-05	2003-10-05	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2006-10-04	2007-04-05	2007-10-05	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2010-10-04	2011-04-05	2011-10-05	$7700.00	Window Closed / Lapsed

System for data transfer through an I/O device using a memory access controller which receives and stores indication of a data status signal

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag