Patent US5939757A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5939757A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having triple well structure

Assignee: ATRIA TECHNOLOGIES INC.
•
Filing: 1997-06-26
•
Granted: 1999-08-17
•
Expires: 2017-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention discloses a semiconductor device having a triple well structure. The semiconductor device includes a N-type impurity doped buried layer, formed in the semiconductor substrate at a predetermined depth from the surface of the first active region; a first P-type well region formed beneath the second active region which is adjacent to the first active region; a second P-type well region formed in the semiconductor substrate to a depth from the surface of the first active region; a first N-type well region formed beneath the third active region; a second N-type well region formed beneath selected portion of the isolation film defining first active region and the second active region; and a first P-type doping region and a second N-type doping region formed respectively right beneath the surface of the first active region and right beneath the surface of the second active region, wherein the dopant concentration of the first doping region is lower than that of the second doping region.

Inventors

  • 👤 Jae-Kap Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 15:25
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D30/00; H10D30/80; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0167; H10D84/0191; H10D84/8311; H10D84/85; H10D84/856; H10P; H10P30/00; H10P30/20

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 259 words
A semiconductor device comprising: a semiconductor substrate doped by a first-type impurity; a plurality of isolation films for defining a first active region, a second active region, and a third active region in a unit cell of the semiconductor substrate; a buried-impurity layer doped with a second-type impurity, the buried-impurity layer being formed in the semiconductor substrate at a predetermined depth from a surface of the first active region wherein the surface includes portions of the isolation films which are positioned at both sides of the first active region; a first well region of the first-type impurity formed beneath the second active region, the second active region being adjacent to the first active region; a second well region of the first-type impurity formed in the semiconductor substrate to a predetermined depth from the surface of the first active region and the second well region of the first-type impurity is also separated at a predetermined distance from the buried-impurity layer; a first well region of the second-type impurity is formed beneath the third active region; a second well region of the second-type impurity is formed beneath a selected portion of the isolation films defining the first active region and the second active region; and a first doping region of the first-type impurity and a second doping region of the first-type impurity formed respectively right beneath the surface of said first active region and right beneath a surface of said second active region, said first doping region having a dopant concentration lower than a dopant concentration of said second doping region.
Claim 2
Dependent Claim 259 words
A semiconductor device comprising: a semiconductor substrate doped by a first-type impurity; a plurality of isolation films for defining a first active region, a second active region, and a third active region in a unit cell of the semiconductor substrate; a buried-impurity layer doped with a second-type impurity, the buried-impurity layer being formed in the semiconductor substrate at a predetermined depth from a surface of the first active region wherein the surface includes portions of the isolation films which are positioned at both sides of the first active region; a first well region of the first-type impurity formed beneath the second active region, the second active region being adjacent to the first active region; a second well region of the first-type impurity formed in the semiconductor substrate to a predetermined depth from the surface of the first active region and the second well region of the first-type impurity is also separated at a predetermined distance from the buried-impurity layer; a first well region of the second-type impurity is formed beneath the third active region; a second well region of the second-type impurity is formed beneath a selected portion of the isolation films defining the first active region and the second active region; and a first doping region of the first-type impurity and a second doping region of the first-type impurity formed respectively right beneath the surface of said first active region and right beneath a surface of said second active region, said first doping region having a dopant concentration lower than a dopant concentration of said second doping region.
Claim 3
Dependent Claim 29 words
The semiconductor device as claimed in claim 1, wherein a predetermined region of said second well region of second-type impurity overlaps with a predetermined region of said buried-impurity layer.
Claim 4
Dependent Claim 23 words
The semiconductor device as claimed in claim 2, further comprising a pair of gate electrodes which are formed on said first active region.
Claim 5
Dependent Claim 19 words
The semiconductor device as claimed in claim 3, further comprising a gate electrode formed on said second active region.
Claim 6
Dependent Claim 24 words
The semiconductor device as claimed in claim 1, wherein said first-type impurity is a P-type impurity, and said second-type impurity is a N-type impurity.
Claim 7
Dependent Claim 22 words
The semiconductor device as claimed in claim 5, wherein said P-type impurity is boron atoms, and said N-type impurity is phosphorus atoms.

References Cited (Backward Citations)

US4600933A Cited
US5156989A Cited
US5554883A Cited
US5321291A Cited
US5350939A Cited
JPH0653423A Cited
JPH0653428A Cited
JPH05315557A Cited
US5548143A Cited
EP0708482A2 Cited
US5739572A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-08-16 2003-02-15 2003-08-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-08-16 2007-02-15 2007-08-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-08-16 2011-02-15 2011-08-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag