Patent US5895229A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5895229A Expired / Lapsed US ⏱️ 0.0 years remaining

Microelectronic package including a polymer encapsulated die, and method for forming same

Assignee: North Star Innovations Inc
•
Filing: 1997-05-19
•
Granted: 1999-04-20
•
Expires: 2017-05-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A microelectronic package (10) is formed and includes an integrated circuit die (12) attached to a substrate (14) by a plurality of solder bump interconnections (16) to form a preassembly (18). The integrated circuit die (12) has an active face (20) that faces the substrate (14) and is spaced apart therefrom by a gap (22). The integrated circuit die (12) also includes a back face (24) opposite the active face (20). The substrate (14) includes a die attach region (26) and a surrounding region (28) about the integrated circuit die (12). The solder bump interconnections (16) extend across the gap (22) and connect the integrated circuit die (12) and the substrate (14). A mold (30) is disposed about the preassembly (18) such that the mold (30) cooperates with the substrate (14) to define a mold cavity (32) that encloses the integrated circuit die (12). The mold (30) has a molding surface (34) that includes the surrounding region (28) and a mold surface (34) that faces the back face (24) and is spaced apart therefrom. A polymeric precursor (36) is dispensed into the mold cavity (32) and is formed against the molding surface (34) and the back face (24). The polymeric precursor (36) is then cured to form a polymeric encapsulant (38) that encapsulates the integrated circuit die (12).

Inventors

  • 👤 Francis J. Carney
  • 👤 George Amos Carson
  • 👤 Phillip C. Celaya
  • 👤 Harry Fuerhaupter
  • 👤 Frank Tim Jones
  • 👤 Donald H. Klosterman
  • 👤 Cynthia M. Melton
  • 👤 James Howard Knapp
  • 👤 Keith E. Nelson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 07:35
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/016; H10W74/014; H10W74/10; H10W74/111; H10W74/114; H10W74/124; H10W72/00; H10W72/01; H10W72/0198; H10W72/071; H10W72/072; H10W72/07251; H10W72/20; H10W72/90; H10W72/941; H10W72/9415; H10W90/00; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 174 words
A method for forming a microelectronic package comprising: attaching an integrated circuit die to a substrate by a plurality of solder bump interconnections to form a preassembly, said integrated circuit die having an active face facing the substrate and spaced apart therefrom by a gap and a back face opposite the active face, said substrate including a die attach region and a surrounding region about the integrated circuit die, said plurality of solder bump interconnections extending across the gap and connecting the integrated circuit die and the substrate; disposing a mold onto the preassembly such that the mold cooperates with the substrate to define a mold cavity that encloses the integrated circuit die, said mold having a molding surface that includes said surrounding region and an inner face facing the back face and spaced apart therefrom; dispensing a polymeric precursor into the mold cavity, whereupon said polymeric precursor is formed against the molding surface and the back face; and curing the polymeric precursor to form a polymeric encapsulant that encapsulates the integrated circuit die.
Claim 2
Independent Claim 174 words
A method for forming a microelectronic package comprising: attaching an integrated circuit die to a substrate by a plurality of solder bump interconnections to form a preassembly, said integrated circuit die having an active face facing the substrate and spaced apart therefrom by a gap and a back face opposite the active face, said substrate including a die attach region and a surrounding region about the integrated circuit die, said plurality of solder bump interconnections extending across the gap and connecting the integrated circuit die and the substrate; disposing a mold onto the preassembly such that the mold cooperates with the substrate to define a mold cavity that encloses the integrated circuit die, said mold having a molding surface that includes said surrounding region and an inner face facing the back face and spaced apart therefrom; dispensing a polymeric precursor into the mold cavity, whereupon said polymeric precursor is formed against the molding surface and the back face; and curing the polymeric precursor to form a polymeric encapsulant that encapsulates the integrated circuit die.
Claim 3
Dependent Claim 20 words
A method for forming a microelectronic package in accordance with claim 1, wherein the polymeric precursor flows into the gap.
Claim 4
Dependent Claim 20 words
A method for forming a microelectronic package in accordance with claim 2, wherein the polymeric precursor partially fills the gap.
Claim 5
Dependent Claim 28 words
A method for forming a microelectronic package in accordance with claim 2, wherein the polymeric precursor substantially fills the gap and encapsulates the plurality of solder bump interconnections.
Claim 6
Dependent Claim 41 words
A method for forming a microelectronic package in accordance with claim 1, wherein the plurality of solder bump interconnections are disposed about the perimeter of the integrated circuit die, and wherein the polymeric precursor encapsulates the plurality of solder bump interconnections.
Claim 7
Independent Claim 214 words
A method for forming a microelectronic package comprising: attaching at least two integrated circuit die to a substrate by a plurality of solder bump interconnections to form a preassembly, each said integrated circuit die having an active face and a back face opposite the active face, said active face facing the substrate and spaced apart therefrom by a gap, said substrate including a substrate region surrounding the integrated circuit die, said plurality of solder bump interconnections extending across the gap and connecting the plurality of integrated circuit die and the substrate; disposing a mold onto the preassembly such that the mold cooperates with the substrate to define a mold cavity that encloses the plurality of integrated circuit die, said mold having a molding surface that includes said substrate region and a mold surface facing the back face and spaced apart therefrom; injecting a polymeric precursor into the mold cavity, whereupon said polymeric precursor is shaped against the molding surface, the back face, and the surrounding region; curing the polymeric precursor to form a polymeric encapsulant panel that encapsulates each of the integrated circuit die; removing the mold from the preassembly; and separating each of the plurality of integrated circuit die by cutting the polymeric encapsulant panel and the substrate to form a microelectronic package.
Claim 8
Independent Claim 214 words
A method for forming a microelectronic package comprising: attaching at least two integrated circuit die to a substrate by a plurality of solder bump interconnections to form a preassembly, each said integrated circuit die having an active face and a back face opposite the active face, said active face facing the substrate and spaced apart therefrom by a gap, said substrate including a substrate region surrounding the integrated circuit die, said plurality of solder bump interconnections extending across the gap and connecting the plurality of integrated circuit die and the substrate; disposing a mold onto the preassembly such that the mold cooperates with the substrate to define a mold cavity that encloses the plurality of integrated circuit die, said mold having a molding surface that includes said substrate region and a mold surface facing the back face and spaced apart therefrom; injecting a polymeric precursor into the mold cavity, whereupon said polymeric precursor is shaped against the molding surface, the back face, and the surrounding region; curing the polymeric precursor to form a polymeric encapsulant panel that encapsulates each of the integrated circuit die; removing the mold from the preassembly; and separating each of the plurality of integrated circuit die by cutting the polymeric encapsulant panel and the substrate to form a microelectronic package.
Claim 9
Dependent Claim 43 words
A method for forming a microelectronic package in accordance with claim 6, further comprising the step of forming a plurality of solder bumps onto the substrate, said solder bumps being formed on an exposed side of the substrate opposite the integrated circuit die.
Claim 10
Dependent Claim 20 words
A method for forming a microelectronic package in accordance with claim 6, wherein the polymeric precursor flows into the gap.
Claim 11
Dependent Claim 20 words
A method for forming a microelectronic package in accordance with claim 8, wherein the polymeric precursor partially fills the gap.
Claim 12
Dependent Claim 28 words
A method for forming a microelectronic package in accordance with claim 8, wherein the polymeric precursor substantially fills the gap and encapsulates the plurality of solder bump interconnections.
Claim 13
Dependent Claim 41 words
A method for forming a microelectronic package in accordance with claim 6, wherein the plurality of solder bump interconnections are disposed about the perimeter of the integrated circuit die, and wherein the polymeric precursor encapsulates the plurality of solder bump interconnections.

References Cited (Backward Citations)

US5089440A Cited
US5218759A Cited
US5285352A Cited
US5371404A Cited
US5302849A Cited
US5804881A Cited
US5682066A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-04-19 2002-10-19 2003-04-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-04-19 2006-10-19 2007-04-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-04-19 2010-10-19 2011-04-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag