Patent US5889788A successfully refreshed from Google Patents.
US5889788A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation
Assignee: Intel Corp
•
Filing: 1997-02-03
•
Granted: 1999-03-30
•
Expires: 2017-02-03
Abstract
Abstract An integrated circuit contains customer specified logic (12), an embedded core (14), and a plurality of speed path test cells (16 and 18). Once the core (14) is embedded within an integrated circuit (10), not all of the input and output terminals of the embedded core are available at external terminals of the integrated circuit (10). Therefore, the wrapper speed path test cells (16 and 18) are provided. The cell (16) contains two flip-flops (20 and 22) which can be used to launch logic transitions into the embedded core (14) to perform two clock speed path testing. The cell (18) contains flip-flops (26 and 28) which can perform a speed path launch operations to a customer specified logic (12). The cell (16) can perform speed path capture operations for the customer specified logic (12) whereas the cell (18) can perform speed path capture operations for the embedded core (14).
Inventors
- 👤 Matthew D. Pressly
- 👤 Grady L. Giles
- 👤 Alfred L. Crouch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 04:14
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2205; G06F11/2236; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318577; G01R31/31858
Claims Analysis
Total Claims: 43
Claim 1
Independent Claim
122 words
An integrated circuit comprising: an embedded core for executing computer instructions at an operational clock period; logic within the integrated circuit and coupled to the embedded core; and a plurality of speed path testing cells coupled to the embedded core wherein the speed path testing cells in the plurality of speed path testing cells allow the embedded core to be speed path tested by a launch event and a capture event which are separated in time by a time period which is equal to or less than the operational clock period wherein the embedded core contains at least one serial scan chain of serially coupled storage elements and the plurality of speed path testing cells being coupled in another serial scan chain.
Claim 2
Dependent Claim
122 words
An integrated circuit comprising: an embedded core for executing computer instructions at an operational clock period; logic within the integrated circuit and coupled to the embedded core; and a plurality of speed path testing cells coupled to the embedded core wherein the speed path testing cells in the plurality of speed path testing cells allow the embedded core to be speed path tested by a launch event and a capture event which are separated in time by a time period which is equal to or less than the operational clock period wherein the embedded core contains at least one serial scan chain of serially coupled storage elements and the plurality of speed path testing cells being coupled in another serial scan chain.
Claim 3
Dependent Claim
48 words
The integrated circuit of claim 1 wherein speed path testing is performed by providing a first clock cycle to launch a logical signal transition as the launch event through a circuit path and providing a second clock cycle to capture speed path test results as the capture event.
Claim 4
Dependent Claim
30 words
The integrated circuit of claim 1 wherein the embedded core is controlled by a system clock and the plurality of speed path testing cells are controlled by a test clock.
Claim 5
Dependent Claim
35 words
The integrated circuit of claim 1 wherein the at least one serial scan chain of serially coupled storage elements is coupled to the another serial scan chain of the plurality of speed path testing cells.
Claim 6
Dependent Claim
40 words
The integrated circuit of claim 1 wherein the logic within the integrated circuit contains at least one serial scan chain of serially coupled storage elements and the plurality of speed path testing cells being coupled in another serial scan chain.
Claim 7
Dependent Claim
23 words
The integrated circuit of claim 1 wherein the plurality of speed path testing cells perform the capture event by storing incoming data bits.
Claim 8
Dependent Claim
31 words
The integrated circuit of claim 1 wherein the plurality of speed path testing cells perform the launch event by creating a logical transition through a circuit path within the integrated circuit.
Claim 9
Dependent Claim
25 words
The integrated circuit of claim 1 wherein the plurality of speed path testing cells perform speed path testing of the logic within the integrated circuit.
Claim 10
Dependent Claim
22 words
The integrated circuit of claim 1 wherein the plurality of speed path testing cells perform speed path testing of the embedded core.
Claim 11
Dependent Claim
76 words
The integrated circuit of claim 1 wherein at least one of the speed path testing cells within the plurality of speed path testing cells comprises: a multiplexor having an output coupled to the embedded core, a first input coupled to the logic within the integrated circuit, and a second input; and at least one storage element having an input coupled to received scan test data and an output coupled to the second input of the multiplexor.
Claim 12
Dependent Claim
55 words
The integrated circuit of claim 10 wherein the at least one storage element comprises: a first flip-flop having a scan data input coupled to another speed path testing cell and an output; and a second flip-flop having a data input coupled to the output of the first flip-flop and an output coupled to the multiplexor.
Claim 13
Dependent Claim
76 words
The integrated circuit of claim 1 wherein at least one of the speed path testing cells within the plurality of speed path testing cells comprises: a multiplexor having an output coupled to the logic within the integrated circuit, a first input coupled to the embedded core, and a second input; and at least one storage element having an input coupled to received scan test data and an output coupled to the second input of the multiplexor.
Claim 14
Dependent Claim
55 words
The integrated circuit of claim 12 wherein the at least one storage element comprises: a first flip-flop having a scan data input coupled to another speed path testing cell and an output; and a second flip-flop having a data input coupled to the output of the first flip-flop and an output coupled to the multiplexor.
Claim 15
Dependent Claim
115 words
The integrated circuit of claim 1 wherein at least one of the speed path testing cells within the plurality of speed path testing cells comprises: a first multiplexor having an output coupled to the embedded core, a first input coupled to the logic within the integrated circuit, and a second input; at least one storage element having an input coupled to receive scan test data and an output coupled to the second input of the first multiplexor; and a second multiplexor having an output coupled to the logic within the integrated circuit, a first input coupled to the embedded core, and a second input coupled to the output of the at least one storage element.
Claim 16
Dependent Claim
52 words
The integrated circuit of claim 14 further comprising: a third multiplexor having an output coupled to a data input of the at least one storage element, a first input coupled to an output of the embedded core, and a second input coupled to an output of the logic within the integrated circuit.
Claim 17
Dependent Claim
68 words
The integrated circuit of claim 14 wherein the at least one storage element comprises: a first flip-flop having a scan data input coupled to another speed path testing cell and an output; and a second flip-flop having a data input coupled to the output of the first flip-flop and an output coupled to the second input of the first multiplexor and the second input of the second multiplexor.
Claim 18
Dependent Claim
69 words
The integrated circuit of claim 1 wherein at least one of the speed path testing cells within the plurality of speed path testing cells comprises: a multiplexor having an output coupled to the embedded core, a first input coupled to the logic within the integrated circuit, a second input coupled to perform speed path testing, and a third input coupled to provide serial test data to the embedded core.
Claim 19
Dependent Claim
72 words
The integrated circuit of claim 1 wherein at least one of the speed path testing cells within the plurality of speed path testing cells comprises: a multiplexor having an output coupled to the logic within the integrated circuit, a first input coupled to the embedded core, a second input coupled to perform speed path testing, and a third input coupled to provide serial test data to the logic within the integrated circuit.
Claim 20
Dependent Claim
202 words
An embedded core for use within an integrated circuit, the embedded core comprising: a data processor portion coupled to a system clock; and a plurality of speed path test cells coupled to the data processor portion to enable speed path testing of the data processor portion, wherein each speed path test cell within the plurality of speed path test cells comprises: a multiplexor having an output coupled to an input of the data processor portion, a first input coupled to receive normal mode data, and a second input for receiving speed path testing data; a first storage element having an output coupled to the second input of the multiplexor, a data input, and a clock input for receiving a test clock that is different from the system clock; and a second storage element having an output coupled to the data input of the first storage element, a serial data input for receiving serial scan data, and a clock input for receiving a test clock that is different from the system clock, whereby the plurality of speed path test cells provide a logic transition to a circuit path within the data processor portion to test a signal propagation time through the circuit path.
Claim 21
Dependent Claim
202 words
An embedded core for use within an integrated circuit, the embedded core comprising: a data processor portion coupled to a system clock; and a plurality of speed path test cells coupled to the data processor portion to enable speed path testing of the data processor portion, wherein each speed path test cell within the plurality of speed path test cells comprises: a multiplexor having an output coupled to an input of the data processor portion, a first input coupled to receive normal mode data, and a second input for receiving speed path testing data; a first storage element having an output coupled to the second input of the multiplexor, a data input, and a clock input for receiving a test clock that is different from the system clock; and a second storage element having an output coupled to the data input of the first storage element, a serial data input for receiving serial scan data, and a clock input for receiving a test clock that is different from the system clock, whereby the plurality of speed path test cells provide a logic transition to a circuit path within the data processor portion to test a signal propagation time through the circuit path.
Claim 22
Dependent Claim
28 words
The embedded core of claim 19 wherein the plurality of speed path test cells are used to determine a set-up time of the input of the embedded core.
Claim 23
Dependent Claim
28 words
The embedded core of claim 19 wherein the plurality of speed path test cells are used to determine a hold time of the input of the embedded core.
Claim 24
Dependent Claim
203 words
An embedded core for use within an integrated circuit, the embedded core comprising: a data processor portion coupled to a system clock; and a plurality of speed path test cells coupled to the data processor portion to enable speed path testing of the data processor portion, wherein each speed path test cell within the plurality of speed path test cells comprises: a first multiplexor having an output, a first input coupled to receive normal mode data from an output of the data processor portion, and a second input; a first storage element having an output coupled to the second input of the first multiplexor, a data input, and a clock input for receiving a test clock that is different from the system clock; and a second storage element having an output coupled to the data input of the first storage element, a serial data input for receiving serial scan data, and a clock input for receiving a test clock that is different from the system clock, whereby the plurality of speed path test cells perform a capture operation for data provided from an output of the data processor portion so that a circuit path within the data processor portion is speed path tested.
Claim 25
Dependent Claim
203 words
An embedded core for use within an integrated circuit, the embedded core comprising: a data processor portion coupled to a system clock; and a plurality of speed path test cells coupled to the data processor portion to enable speed path testing of the data processor portion, wherein each speed path test cell within the plurality of speed path test cells comprises: a first multiplexor having an output, a first input coupled to receive normal mode data from an output of the data processor portion, and a second input; a first storage element having an output coupled to the second input of the first multiplexor, a data input, and a clock input for receiving a test clock that is different from the system clock; and a second storage element having an output coupled to the data input of the first storage element, a serial data input for receiving serial scan data, and a clock input for receiving a test clock that is different from the system clock, whereby the plurality of speed path test cells perform a capture operation for data provided from an output of the data processor portion so that a circuit path within the data processor portion is speed path tested.
Claim 26
Dependent Claim
28 words
The embedded core of claim 22 wherein the plurality of speed path test cells are used to determine a clock-to-output-valid time of the output of the embedded core.
Claim 27
Dependent Claim
29 words
The embedded core of claim 22 wherein the plurality of speed path test cells are used to determine a output hold time of the output of the embedded core.
Claim 28
Dependent Claim
207 words
An embedded core for use within an integrated circuit, the embedded core comprising: a data processor portion coupled to a system clock; and a plurality of speed path test cells coupled to the data processor portion to enable speed path testing of the data processor portion, wherein each speed path test cell within the plurality of speed path test cells comprises: a multiplexor having an output coupled to the data processor portion, a first input coupled to receive normal mode data from an output of the data processor portion, and a second input for receiving speed path testing data; a first storage element having an output coupled to the second input of the multiplexor, a data input, and a clock input for receiving a test clock that is different from the system clock; a second storage element having an output coupled to the data input of the first storage element, a serial data input for receiving serial scan data, and a clock input for receiving a test clock that is different from the system clock; and a second multiplexor having an output, a first input coupled to an output of the data processor portion, and a second input coupled to the output of the first storage element.
Claim 29
Dependent Claim
207 words
An embedded core for use within an integrated circuit, the embedded core comprising: a data processor portion coupled to a system clock; and a plurality of speed path test cells coupled to the data processor portion to enable speed path testing of the data processor portion, wherein each speed path test cell within the plurality of speed path test cells comprises: a multiplexor having an output coupled to the data processor portion, a first input coupled to receive normal mode data from an output of the data processor portion, and a second input for receiving speed path testing data; a first storage element having an output coupled to the second input of the multiplexor, a data input, and a clock input for receiving a test clock that is different from the system clock; a second storage element having an output coupled to the data input of the first storage element, a serial data input for receiving serial scan data, and a clock input for receiving a test clock that is different from the system clock; and a second multiplexor having an output, a first input coupled to an output of the data processor portion, and a second input coupled to the output of the first storage element.
Claim 30
Dependent Claim
52 words
The embedded core of claim 25 wherein each speed path test cell within the plurality of speed path test cells comprises: a third multiplexor having a first input, a second input coupled to the first input of the second multiplexor, and an output coupled to a data input of second storage element.
Claim 31
Dependent Claim
50 words
The embedded core of claim 25 wherein each speed path test cell within the plurality of speed path test cells: (1) generates speed path test transitions to test a speed path within the data processor portion; and (2) captures test outputs from the data processor portion based upon multiplexor settings.
Claim 32
Dependent Claim
108 words
An integrated circuit comprising: an embedded core for executing computer instructions at an operational clock period defined by a system clock; logic within the integrated circuit and coupled to the embedded core; and a plurality of speed path testing cells coupled to the embedded core wherein the plurality of speed path testing cells are coupled to a test clock whereby the system clock initiates a function of either a speed path transition launch or a speed path data capture and the test clock initiates a function opposite of the function enabled by the system clock so that a circuit path within the integrated circuit is speed path tested.
Claim 33
Dependent Claim
108 words
An integrated circuit comprising: an embedded core for executing computer instructions at an operational clock period defined by a system clock; logic within the integrated circuit and coupled to the embedded core; and a plurality of speed path testing cells coupled to the embedded core wherein the plurality of speed path testing cells are coupled to a test clock whereby the system clock initiates a function of either a speed path transition launch or a speed path data capture and the test clock initiates a function opposite of the function enabled by the system clock so that a circuit path within the integrated circuit is speed path tested.
Claim 34
Independent Claim
136 words
A method for speed path testing an embedded core within an integrated circuit, the method comprising the steps of: providing the integrated circuit, the integrated circuit containing the embedded core and microcontroller logic coupled to the embedded core, the integrated circuit containing a plurality of speed path test cells coupled to the embedded core; serially shifting data into at least one scan chain within the embedded core; serially shifting data into a test scan chain which serially couples each speed path test cell in the plurality of speed path test cells, the step of serially shifting data into the test scan chain being performed in parallel with the step of serially shifting data into the at least one scan chain; and speed path testing the embedded core using test data provided from the test scan chain.
Claim 35
Independent Claim
136 words
A method for speed path testing an embedded core within an integrated circuit, the method comprising the steps of: providing the integrated circuit, the integrated circuit containing the embedded core and microcontroller logic coupled to the embedded core, the integrated circuit containing a plurality of speed path test cells coupled to the embedded core; serially shifting data into at least one scan chain within the embedded core; serially shifting data into a test scan chain which serially couples each speed path test cell in the plurality of speed path test cells, the step of serially shifting data into the test scan chain being performed in parallel with the step of serially shifting data into the at least one scan chain; and speed path testing the embedded core using test data provided from the test scan chain.
Claim 36
Dependent Claim
100 words
The method of claim 29 wherein the step of speed path testing tests hold time, the step of speed path testing comprising the steps of: providing a system clock edge on a system clock; and providing a test clock edge on a test clock wherein the test clock edge results in data being changed to an input to the embedded core, the test clock edge being timed so that the data changes logic state at an interval later than the system clock edge, this interval being substantially equal to a hold time specification of the input to the embedded core.
Claim 37
Dependent Claim
100 words
The method of claim 29 wherein the step of speed path testing tests set-up time, the step of speed path testing comprising the steps of: providing a system clock edge on a system clock; and providing a test clock edge on a test clock wherein the test clock edge results in data being changed to an input to the embedded core, the test clock edge being timed so that the data changes logic state at an interval earlier than the system clock edge, this interval being substantially equal to a set-up time specification of the input to the embedded core.
Claim 38
Independent Claim
148 words
A method for speed path testing an embedded core within an integrated circuit, the method comprising the steps of: providing the integrated circuit, the integrated circuit containing the embedded core and microcontroller logic coupled to the embedded core, the integrated circuit containing a plurality of speed path test cells coupled to the embedded core; serially shifting data into at least one scan chain within the embedded core; serially shifting data into a test scan chain which serially couples each speed path test cell in the plurality of speed path test cells, the step of serially shifting data into the test scan chain being performed in parallel with the step of serially shifting data into the at least one scan chain; and speed path testing the embedded core by capturing test data within the test scan chain wherein the test data is provided as output from the embedded core.
Claim 39
Independent Claim
148 words
A method for speed path testing an embedded core within an integrated circuit, the method comprising the steps of: providing the integrated circuit, the integrated circuit containing the embedded core and microcontroller logic coupled to the embedded core, the integrated circuit containing a plurality of speed path test cells coupled to the embedded core; serially shifting data into at least one scan chain within the embedded core; serially shifting data into a test scan chain which serially couples each speed path test cell in the plurality of speed path test cells, the step of serially shifting data into the test scan chain being performed in parallel with the step of serially shifting data into the at least one scan chain; and speed path testing the embedded core by capturing test data within the test scan chain wherein the test data is provided as output from the embedded core.
Claim 40
Dependent Claim
120 words
The method of claim 32 wherein the step of speed path testing performs clock-to-output-valid testing, the step of speed path testing comprising the steps of: providing a system clock edge on a system clock, this system clock edge causing data on an output of the embedded core to be changed in logic state; and providing a test clock edge on a test clock wherein the test clock edge results in data being sampled at an output of the embedded core, the test clock edge being timed so that the data is sampled at an interval later than an edge provided on the system clock, this interval being substantially equal to a clock-to-output-valid specification of the output of the embedded core.
Claim 41
Dependent Claim
123 words
The method of claim 32 wherein the step of speed path testing tests output hold time, the step of speed path testing comprising the steps of: providing a system clock edge on a system clock, this system clock edge causing data on an output of the embedded core to be changed in logic state; and providing a test clock edge on a test clock wherein the test clock edge results in data being sampled at an output of the embedded core, the test clock edge being timed so that the data is sampled at an interval later than an edge provided on the system clock, this interval being substantially equal to an output hold time specification of the output of the embedded core.
Claim 42
Dependent Claim
120 words
An embedded core integrated into a microcontroller, the embedded core comprising: a processor portion containing a first plurality of storage elements which perform normal mode operations within the processor portion, the processor portion being adapted to receive a clock signal from a first clock source, the first plurality of storage elements coupled into a first scan chain; and a wrapper portion containing a second plurality of storage elements which do not perform normal mode operations within the processor portion but are used for testing the processor portion, the wrapper portion being adapted to receive a clock signal from a second clock source different from the first clock source, the second plurality of storage elements coupled into a second scan chain.
Claim 43
Dependent Claim
120 words
An embedded core integrated into a microcontroller, the embedded core comprising: a processor portion containing a first plurality of storage elements which perform normal mode operations within the processor portion, the processor portion being adapted to receive a clock signal from a first clock source, the first plurality of storage elements coupled into a first scan chain; and a wrapper portion containing a second plurality of storage elements which do not perform normal mode operations within the processor portion but are used for testing the processor portion, the wrapper portion being adapted to receive a clock signal from a second clock source different from the first clock source, the second plurality of storage elements coupled into a second scan chain.
References Cited (Backward Citations)
US4564943A
Cited
US5054024A
Cited
US5260949A
Cited
US5260947A
Cited
US5285453A
Cited
US5220281A
Cited
US5229657A
Cited
US5260950A
Cited
US5381420A
Cited
US5600787A
Cited
US5642362A
Cited
US5592493A
Cited
US5717702A
Cited
US5717700A
Cited
US5638380A
Cited
US5748645A
Cited
US5748647A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-29 | 2002-09-28 | 2003-03-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-29 | 2006-09-28 | 2007-03-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-29 | 2010-09-28 | 2011-03-30 | $7700.00 | Window Closed / Lapsed |