Patent US537896A successfully refreshed from Google Patents.
Patent US5878331A successfully refreshed from Google Patents.
US5878331A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit
Assignee: Mitsubishi Electric Corp
•
Filing: 1996-07-30
•
Granted: 1999-03-02
•
Expires: 2016-07-30
Abstract
Abstract An integrated circuit includes a single pole double throw switch including a transmitting and receiving port, a transmitting port, and a receiving port. A transmission switch is coupled between the transmitting port and the transmitting and receiving port. A reception switch is coupled between the receiving port and the transmitting and receiving port. The reception switch includes a field effect transistor having a gate, a drain and a source. A voltage generating circuit receives first and second power supply voltages. The first power supply voltage is greater than the second power supply voltage. The voltage generating circuit generates a third voltage lower than the second power supply voltage and applies the third voltage to the gate of the field effect transistor of the reception switch during transmission. As a result, the magnitude of the voltage difference between the gate and the source or the gate and the drain of the second field effect transistor is greater than the magnitude of the difference between the first and second power supply voltages. Accordingly, because of the increased electrical separation between the terminals of the field effect transistor, leakage current flowing to the receiving port during transmission is reduced.
Inventors
- 👤 Kazuya Yamamoto
- 👤 Kosei Maemura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:41
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/693; H04; H04B; H04B1/00; H04B1/38; H04B1/40; H04B1/44; H04B1/48
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
231 words
An integrated circuit including: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a first power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, a drain, and a source and conducting current between the receiving port and the transmitting and receiving port in response to a second control signal having a voltage substantially equal to the first power supply voltage applied to the gate of the second field effect transistor; and voltage generating means, receiving the first power supply voltage and receiving a second power supply voltage lower than the first power supply voltage, for generating a third voltage lower than the second power supply voltage, and applying the third voltage to the gate of the second field effect transistor when the first power supply voltage is applied to the gate of the first field effect transistor.
Claim 2
Dependent Claim
231 words
An integrated circuit including: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a first power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, a drain, and a source and conducting current between the receiving port and the transmitting and receiving port in response to a second control signal having a voltage substantially equal to the first power supply voltage applied to the gate of the second field effect transistor; and voltage generating means, receiving the first power supply voltage and receiving a second power supply voltage lower than the first power supply voltage, for generating a third voltage lower than the second power supply voltage, and applying the third voltage to the gate of the second field effect transistor when the first power supply voltage is applied to the gate of the first field effect transistor.
Claim 3
Dependent Claim
322 words
An integrated circuit comprising: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a positive power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, and conducting current between the receiving port and the transmitting and receiving port in response to second control signal having a voltage substantially equal to the positive power supply voltage applied to the gate of the second field effect transistor; means for applying a voltage lower than ground voltage to the gate of the second field effect transistor when the positive power supply voltage is applied to the gate of the first field effect transistor; a reception attenuator including a third field effect transistor having a gate and connected to the receiving port of the SPDT switch, the reception attenuator being in a non-attenuating state when a third control signal having a voltage substantially equal to the positive power supply voltage is applied to the gate of the third field effect transistor and in an attenuating state when a voltage lower than the positive power supply voltage is applied to the gate of the third field effect transistor; and means for applying the voltage lower than the ground voltage to the gate of the third field effect transistor to produce the attenuating state of the reception attenuator when the positive power supply voltage is applied to the gate of the first field effect transistor.
Claim 4
Dependent Claim
322 words
An integrated circuit comprising: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a positive power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, and conducting current between the receiving port and the transmitting and receiving port in response to second control signal having a voltage substantially equal to the positive power supply voltage applied to the gate of the second field effect transistor; means for applying a voltage lower than ground voltage to the gate of the second field effect transistor when the positive power supply voltage is applied to the gate of the first field effect transistor; a reception attenuator including a third field effect transistor having a gate and connected to the receiving port of the SPDT switch, the reception attenuator being in a non-attenuating state when a third control signal having a voltage substantially equal to the positive power supply voltage is applied to the gate of the third field effect transistor and in an attenuating state when a voltage lower than the positive power supply voltage is applied to the gate of the third field effect transistor; and means for applying the voltage lower than the ground voltage to the gate of the third field effect transistor to produce the attenuating state of the reception attenuator when the positive power supply voltage is applied to the gate of the first field effect transistor.
Claim 5
Dependent Claim
210 words
An integrated circuit including: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a positive power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, a source, and a drain, and conducting current between the receiving port and the transmitting and receiving port in response to a second control signal having a voltage substantially equal to the positive power supply voltage applied to the gate of the second field effect transistor; and means for applying ground voltage to the gate of the second field effect transistor and applying a voltage higher than the positive power supply voltage to the source and the drain of the second field effect transistor when the first field effect transistor is conducting.
Claim 6
Dependent Claim
210 words
An integrated circuit including: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a positive power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, a source, and a drain, and conducting current between the receiving port and the transmitting and receiving port in response to a second control signal having a voltage substantially equal to the positive power supply voltage applied to the gate of the second field effect transistor; and means for applying ground voltage to the gate of the second field effect transistor and applying a voltage higher than the positive power supply voltage to the source and the drain of the second field effect transistor when the first field effect transistor is conducting.
Claim 7
Dependent Claim
214 words
An integrated circuit including: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a positive power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, a source, and a drain, and conducting current between the receiving port and the transmitting and receiving port in response to a second control signal having a voltage substantially equal to the positive power supply voltage applied to the gate of the second field effect transistor; and means for applying a voltage lower than ground voltage to the gate of the second field effect transistor and applying a voltage higher than the positive power supply voltage to the source and the drain of the second field effect transistor when the first field effect transistor is conducting.
Claim 8
Dependent Claim
214 words
An integrated circuit including: an SPDT (Single Pole Double Throw) switch comprising: a transmitting and receiving port, a transmitting port, and a receiving port, a transmission switch coupled between the transmitting port and the transmitting and receiving port, the transmission switch including a first field effect transistor having a gate and conducting current between the transmitting port and the transmitting and receiving port in response to a first control signal having a voltage substantially equal to a positive power supply voltage applied to the gate of the first field effect transistor, and a reception switch coupled between the receiving port and the transmitting and receiving port, the reception switch including a second field effect transistor having a gate, a source, and a drain, and conducting current between the receiving port and the transmitting and receiving port in response to a second control signal having a voltage substantially equal to the positive power supply voltage applied to the gate of the second field effect transistor; and means for applying a voltage lower than ground voltage to the gate of the second field effect transistor and applying a voltage higher than the positive power supply voltage to the source and the drain of the second field effect transistor when the first field effect transistor is conducting.
Claim 9
Dependent Claim
27 words
The integrated circuit of claim 3 wherein the means for applying includes a voltage doubling circuit for producing the voltage higher than the positive power supply voltage.
Claim 10
Dependent Claim
27 words
The integrated circuit of claim 4 wherein the means for applying includes a voltage doubling circuit for producing the voltage higher than the positive power supply voltage.
Claim 11
Dependent Claim
53 words
The integrated circuit according to claim 1 wherein the voltage generating means comprises: an oscillator; a drive circuit coupled to the oscillator for generating a drive signal and an inverted drive signal; a charge pump circuit, coupled to the drive circuit, for generating the third voltage in response to the inverted drive signal.
Claim 12
Dependent Claim
38 words
The integrated circuit of claim 1 wherein, during transmission, a voltage difference between the gate of the second field effect transistor and the source of the second field effect transistor is greater in magnitude than a voltage difference
References Cited (Backward Citations)
DE3203961A1
Cited
US4810911A
Cited
US5477532A
Cited
DE4344333A1
Cited
US5634200A
Cited
EP0625831A2
Cited
US5548239A
Cited
US5475875A
Cited
DE4421259A1
Cited
US5771470A
Cited
US5659885A
Cited
US5589796A
Cited
US5559471A
Cited
US5689817A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-01 | 2002-08-31 | 2003-03-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-01 | 2006-08-31 | 2007-03-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-01 | 2010-08-31 | 2011-03-02 | $7700.00 | Window Closed / Lapsed |