Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
204 words
A semiconductor device comprising: an internal circuit to which a high voltage, higher than a power supply voltage, is supplied for carrying out a predetermined operation, voltage replenishing means for replenishing said high voltage consumed by said internal circuit when said internal circuit attains an active state, and control means for controlling an operation of said voltage replenishing means in response to said internal circuit changing state between said active state and a standby state, said control means including a first detector operating in response to a prescribed signal for providing a voltage replenishing means operation instruction signal when the level of said high voltage becomes lower than a first potential during a sensing period, said sensing period being less than a time period during which power is supplied to said semiconductor device, and a logic circuit receiving said prescribed signal and said voltage replenishing means operation instruction signal for controlling providing said voltage replenishing means operation instruction signal to said voltage replenishing means, said first detector including sensing means for sensing when the level of said high voltage becomes lower than the first potential during the sensing period, and sensing control means for designating said sensing period in response to said prescribed signal.
Claim 2
Dependent Claim
204 words
A semiconductor device comprising: an internal circuit to which a high voltage, higher than a power supply voltage, is supplied for carrying out a predetermined operation, voltage replenishing means for replenishing said high voltage consumed by said internal circuit when said internal circuit attains an active state, and control means for controlling an operation of said voltage replenishing means in response to said internal circuit changing state between said active state and a standby state, said control means including a first detector operating in response to a prescribed signal for providing a voltage replenishing means operation instruction signal when the level of said high voltage becomes lower than a first potential during a sensing period, said sensing period being less than a time period during which power is supplied to said semiconductor device, and a logic circuit receiving said prescribed signal and said voltage replenishing means operation instruction signal for controlling providing said voltage replenishing means operation instruction signal to said voltage replenishing means, said first detector including sensing means for sensing when the level of said high voltage becomes lower than the first potential during the sensing period, and sensing control means for designating said sensing period in response to said prescribed signal.
Claim 3
Dependent Claim
114 words
The semiconductor device according to claim 1, wherein said semiconductor device comprises a semiconductor memory device, said internal circuit comprises a word line driver for driving a word line, said voltage replenishing means comprises a first pump circuit for supplying said high voltage to said word line driver, said prescribed signal is a row address strobe signal, said voltage replenishing means operation instruction signal synchronized to said row address strobe signal is a first pump operation instruction signal, and said logic circuit is arranged for transmitting said first pump operation instruction signal to said first pump circuit when a level of said row address strobe signal instructs said internal circuit to an active state.
Claim 4
Dependent Claim
50 words
The semiconductor device according to claim 2, wherein said sensing control means includes a pulse generation means responsive to said row address strobe signal for providing a sampling pulse; and said first detector further comprises output means responsive to said sampling pulse for providing said first pump operation instruction signal.
Claim 5
Dependent Claim
151 words
The semiconductor device according to claim 2, further comprising: a second pump circuit for replenishing leakage current of said word line driver during a standby state of said internal circuit, a second detector for providing a second pump operation instruction signal when said high voltage becomes lower than a second potential, a first oscillator responsive to said second pump operation instruction signal for providing a clock signal of a first period to said second pump circuit, a third pump circuit for supplying said high voltage to said word line driver when power is initially applied to said semiconductor device, a third detector for providing a third pump operation instruction signal when said high voltage becomes lower than a third potential, and a second oscillator responsive to said third pump operation instruction signal for providing a clock signal of a second period shorter than said first period to said third pump circuit.
Claim 6
Dependent Claim
142 words
The semiconductor device according to claim 4, wherein said second detector comprises first detecting means for providing a first high voltage detection signal, when a level of a comparison signal which is said high voltage reduced by a first voltage of a magnitude of a threshold voltage, becomes lower than a first reference potential, and first output means responsive to said first high voltage detection signal for providing said second pump operation instruction signal, wherein, said third detector comprises second detecting means for providing a second high voltage detection signal when the level of said comparison signal becomes lower than a second reference potential, second output means responsive to said second high voltage detection signal for providing said third pump operation instruction signal, wherein a difference between said first reference potential and said second reference potential is smaller than said threshold potential.
Claim 7
Dependent Claim
128 words
The semiconductor device according to claim 5, wherein said first detecting means comprises a diode-connected first transistor having one end receiving said high voltage, and a second transistor having one end connected to the other end of said first transistor, and a gate receiving the power supply voltage, wherein said second detecting means comprises a third transistor having one end receiving said power supply voltage, and a gate grounded, a fourth transistor having one end connected to the other end of said third transistor, and a gate grounded, a diode-connected fifth transistor having one end receiving said high voltage, and a sixth transistor having one end connected to the other end of said fifth transistor, and a gate connected to a node between said third and fourth transistors.
Claim 8
Dependent Claim
60 words
The semiconductor device according to claim 6, wherein said first output means comprises a diode-connected seventh transistor connected between said fourth transistor and ground potential, and an eighth transistor having a gate connected to the gate of said seventh transistors, wherein said second output means comprises a ninth transistor having a gate connected to the gate of said seventh transistor.
Claim 9
Dependent Claim
74 words
The semiconductor device according to claim 4, wherein said first oscillator comprises current supplying means for supplying a predetermined current, a diode-connected first transistor having a drain receiving said predetermined current from said current supplying means, a second transistor having a gate connected to the gate of said first transistor, and control means for controlling a source-to-substrate potential of said first transistor in accordance with said predetermined current supplied by said current supplying means.
Claim 10
Dependent Claim
69 words
The semiconductor device according to claim 8, wherein said control means comprises a third transistor having one end and its gate receiving the power supply voltage, and a fourth transistor connected between said third transistor and ground potential, and having a gate receiving said power supply voltage, wherein the potential of a node connecting said third and fourth transistors is supplied as the substrate potential of said first transistor.
Claim 11
Dependent Claim
64 words
The semiconductor device according to claim 4, wherein said first sensing means includes a node configured to be pulled to ground when said level of said row address strobe signal instructs said internal circuit to said active state and wherein said first detector consumes reduced power after the level of said row address strobe signal instructs said internal circuit to attain a standby state.
Claim 12
Dependent Claim
128 words
The semiconductor device according to claim 10, wherein said sensing means includes: (a) a diode-connected first transistor having one end receiving said high voltage, (b) a second transistor having one end connected to the other end of said first transistor and another end of said second transistor connected to said node, and a gate receiving the power supply voltage, and (c) a third transistor connected between said node and ground potential; said semiconductor device further comprising: an inverter receiving said row address strobe signal, and connected to the gate of said third transistor; and wherein said first detector includes: a logic gate receiving a signal of a node between said second and third transistors and said row address strobe signal for providing said first pump operation instruction signal.
Claim 13
Dependent Claim
104 words
The semiconductor device according to claim 1, further comprising: an output buffer to which said high voltage is supplied, for providing data in response to an output buffer control signal, a pump circuit for supplying said high voltage to said output buffer, a second detector operating in response to said output buffer control signal for providing a pump operation instruction signal when a level of said high voltage becomes lower than a predetermined potential, and a second logic circuit transmitting a strobe signal to said pump circuit when a level of said pump operation instruction signal instructs said pump circuit to an active state.
Claim 14
Dependent Claim
25 words
The semiconductor device according to claim 12, wherein said output buffer control signal is active when the output buffer outputs data at a high level.
Claim 15
Dependent Claim
44 words
The semiconductor device according to claim 12, wherein said second detector comprises a pulse generating circuit responsive to said output buffer control signal for providing a sampling pulse, and an output circuit responsive to said sampling pulse for providing said pump operation instruction signal.
Claim 16
Dependent Claim
86 words
The semiconductor device according to claim 1, wherein said semiconductor device is a semiconductor memory device, said internal circuit comprises a word line driver for driving a word line, said voltage replenishing means comprises a pump circuit for supplying said high voltage to said word line driver, said prescribed signal is a row address strobe signal, and the voltage replenishing means operation instruction signal is a pump operation instruction signal which is provided when a level of said high voltage is lower than a predetermined potential.
Claim 17
Dependent Claim
51 words
The semiconductor device according to claim 15, wherein said sensing means includes a node configured to be pulled to ground when said row address strobe signal attains an active state and wherein said first detector consumes reduced power after the level of said row address strobe signal attains a standby state.
Claim 18
Dependent Claim
118 words
The semiconductor device according to claim 16, wherein said sensing means includes: (a) diode-connected first transistor having one end receiving said high voltage, (b) a second transistor having one end connected to the other end of said first transistor, and a gate receiving a power supply voltage, and (c) a third transistor connected between said second transistor and ground potential; and wherein said semiconductor device further comprises: an inverter receiving said row address strobe signal, and connected to the gate of said third transistor; and wherein said first detector includes: a logic gate receiving a signal of a node between said second and third transistors and said row address strobe signal for providing said pump operation instruction signal.
Claim 19
Dependent Claim
90 words
The semiconductor device according to claim 1, wherein said semiconductor device comprises a semiconductor memory device, said internal circuit comprises a word line driver for driving a word line, and said voltage replenishing means comprises a pump circuit for supplying said high voltage to said word line driver, said semiconductor device further comprising an oscillator responsive to a row address strobe signal for providing a clock signal of a predetermined period to said pump circuit, and clamp means for clamping a level of said high voltage to a predetermined potential.
Claim 20
Dependent Claim
33 words
The semiconductor device of claim 1, wherein said control means controls an operation of said voltage replenishing means in response to said internal circuit changing from said standby state to said active state.
Claim 21
Dependent Claim
190 words
A semiconductor device, comprising: a power supply voltage terminal for receiving an external power supply voltage for application to said semiconductor device; an internal circuit to which a high voltage, higher than said power supply voltage, is supplied for carrying out a predetermined operation; voltage replenishing means for replenishing said high voltage consumed by said internal circuit when said internal circuit attains an active state; and control means for receiving said high voltage and outputting a control signal responsive to the high voltage and controlling an operation of said replenishing means in response to a signal having a timing related to said internal circuit changing states between active and standby states, said control means configured for i) performing a detection of a level of said high voltage in response to said signal and generating said control signal at a first level in response to said detected level of said high voltage, and ii) subsequently terminating said detection of high voltage level until a next changing of said internal circuit between said active and standby states, said voltage replenishing means thereby replenishing said high voltage in response to said control signal.
Claim 22
Dependent Claim
190 words
A semiconductor device, comprising: a power supply voltage terminal for receiving an external power supply voltage for application to said semiconductor device; an internal circuit to which a high voltage, higher than said power supply voltage, is supplied for carrying out a predetermined operation; voltage replenishing means for replenishing said high voltage consumed by said internal circuit when said internal circuit attains an active state; and control means for receiving said high voltage and outputting a control signal responsive to the high voltage and controlling an operation of said replenishing means in response to a signal having a timing related to said internal circuit changing states between active and standby states, said control means configured for i) performing a detection of a level of said high voltage in response to said signal and generating said control signal at a first level in response to said detected level of said high voltage, and ii) subsequently terminating said detection of high voltage level until a next changing of said internal circuit between said active and standby states, said voltage replenishing means thereby replenishing said high voltage in response to said control signal.
Claim 23
Dependent Claim
155 words
A semiconductor device, comprising: an internal circuit to which a high voltage, higher than a power supply voltage, is supplied for carrying out a predetermined operation; a high voltage level detector for performing a level detection of the high voltage when a detector enable signal is activated, and for terminating the level detection of the high voltage when the detector enable signal is inactivated; a voltage replenishing circuit in response to a result of the level detection for replenishing the high voltage consumed by said internal circuit; and a detector control circuit for generating the detector enable signal in response to a control signal indicating active and standby states of said internal circuit, the detector enable signal being activated for a predetermined period in response to a changing of the control signal between the active and standby states and subsequently inactivated until a next changing of the control signal between the active and standby states.
Claim 24
Dependent Claim
155 words
A semiconductor device, comprising: an internal circuit to which a high voltage, higher than a power supply voltage, is supplied for carrying out a predetermined operation; a high voltage level detector for performing a level detection of the high voltage when a detector enable signal is activated, and for terminating the level detection of the high voltage when the detector enable signal is inactivated; a voltage replenishing circuit in response to a result of the level detection for replenishing the high voltage consumed by said internal circuit; and a detector control circuit for generating the detector enable signal in response to a control signal indicating active and standby states of said internal circuit, the detector enable signal being activated for a predetermined period in response to a changing of the control signal between the active and standby states and subsequently inactivated until a next changing of the control signal between the active and standby states.
Claim 25
Dependent Claim
95 words
The semiconductor device according to claim 21, wherein: said high voltage level detector includes: (a) a plurality of transistors serially coupled between first and second nodes, the result of the level detection being responsive to a voltage of the second node; (b) a p channel transistor coupled between the first node and a third node to which the high voltage is applied, and rendered conductive when the detector enable signal is activated; and (c) an n channel transistor coupled between the second node and ground, and rendered conductive when the detector enable signal is inactivated.
Claim 26
Dependent Claim
48 words
The semiconductor device according to claim 22, wherein: said detector control circuit includes a level converter for converting a high level of the detector enable signal from the power supply voltage to the high voltage, and applying the converted signal to a gate of the p channel transistor.
Claim 27
Dependent Claim
20 words
The semiconductor device according to claim 21, further comprising: a hold circuit for holding the result of the level detection.