US5837585A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating flash memory cell
Assignee: Vanguard International Semiconductor Corp
•
Filing: 1996-07-23
•
Granted: 1998-11-17
•
Expires: 2016-07-23
Abstract
Abstract The present invention discloses a method of fabricating flash memory cell for use in semiconductor memories. A nitrogen implantation step is added in the process to increase the performance of the device. The nitrogen implanted tunnel oxide exhibits a much higher electron conduction efficiency than the prior art tunnel oxides in both injection polarities. The value of charge-to-breakdown voltage of the nitrogen implanted tunnel oxide is also much larger than the narrow tunnel oxide. In addition, the electron trapping rate of the nitrogen implantation tunnel oxide is very small even under a very large electron fluence stressing (100 C/cm 2 ).
Inventors
- 👤 Shye-Lin Wu
- 👤 Bu-Chin Chung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 11:26
CPC Classifications
H; H10; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/01338; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D64/60; H10D64/66; H10D64/68; H10D64/693; Y; Y10; Y10S; Y10S438/00; Y10S438/91
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
124 words
A method of fabricating a flash memory cell comprising: forming a tunnel oxide layer on a semiconductor substrate; forming a first polysilicon layer on said tunnel oxide layer; doping nitrogen ions through said first polysilicon layer and said tunnel oxide layer into said silicon substrate, wherein the step of said doping nitrogen ions results in a peak concentration of nitrogen ions occurring at an interface of said substrate and said tunnel oxide; forming an insulating layer on said first polysilicon layer; forming a second polysilicon layer on said insulating layer; etching said second polysilicon layer, said insulating layer, said first polysilicon layer and said tunnel oxide to form a gate structure; and forming doped impurity regions adjacent said gate structure by using ion implantation.
Claim 2
Independent Claim
124 words
A method of fabricating a flash memory cell comprising: forming a tunnel oxide layer on a semiconductor substrate; forming a first polysilicon layer on said tunnel oxide layer; doping nitrogen ions through said first polysilicon layer and said tunnel oxide layer into said silicon substrate, wherein the step of said doping nitrogen ions results in a peak concentration of nitrogen ions occurring at an interface of said substrate and said tunnel oxide; forming an insulating layer on said first polysilicon layer; forming a second polysilicon layer on said insulating layer; etching said second polysilicon layer, said insulating layer, said first polysilicon layer and said tunnel oxide to form a gate structure; and forming doped impurity regions adjacent said gate structure by using ion implantation.
Claim 3
Dependent Claim
19 words
The method of claim 1, wherein said insulating layer and said tunnel oxide layer are comprised of silicon oxide.
Claim 4
Dependent Claim
20 words
The method of claim 1, wherein said second polysilicon layer is formed to have a thickness of approximately 1000-3000 angstroms.
Claim 5
Dependent Claim
20 words
The method of claim 1, wherein said first polysilicon layer is formed to have a thickness of approximately 1000-3000 angstroms.
Claim 6
Dependent Claim
20 words
The method of claim 1, wherein said tunnel oxide layer is formed to have a thickness of approximately 50-300 angstroms.
Claim 7
Dependent Claim
33 words
The method of claim 1, wherein said step of doping nitrogen ions is performed at an implantation energy of approximately 50-180 keV and the dosage of said implantation is 5E14-1E17 atoms/cm 2 .
Claim 8
Dependent Claim
15 words
The method of claim 1, wherein said first polysilicon layer serves as a floating gate.
Claim 9
Dependent Claim
15 words
The method of claim 1, wherein said second polysilicon layer serves as a control gate.
Claim 10
Dependent Claim
18 words
The method of claim 1, wherein said first polysilicon layer and said second polysilicon layer are doped polysilicon.
Claim 11
Dependent Claim
19 words
The method of claim 1, wherein said first polysilicon layer and said second polysilicon layer are in-situ doped polysilicon.
Claim 12
Independent Claim
126 words
A method of fabricating a flash memory cell comprising: forming a tunnel oxide layer on a semiconductor substrate; forming a first polysilicon layer on said tunnel oxide layer; doping with ions from the group of nitrogen, argon, or germanium through said first polysilicon layer and said tunnel oxide layer into said silicon substrate, wherein said doping results in a peak concentration of ions occurring at an interface of said substrate and said tunnel oxide; forming an insulating layer on said first polysilicon layer; forming a second polysilicon layer on said insulating layer; etching said second polysilicon layer, said insulating layer, said first polysilicon layer and said tunnel oxide to form a gate structure; and forming doped impurity regions adjacent said gate structure by using ion implantation.
Claim 13
Independent Claim
126 words
A method of fabricating a flash memory cell comprising: forming a tunnel oxide layer on a semiconductor substrate; forming a first polysilicon layer on said tunnel oxide layer; doping with ions from the group of nitrogen, argon, or germanium through said first polysilicon layer and said tunnel oxide layer into said silicon substrate, wherein said doping results in a peak concentration of ions occurring at an interface of said substrate and said tunnel oxide; forming an insulating layer on said first polysilicon layer; forming a second polysilicon layer on said insulating layer; etching said second polysilicon layer, said insulating layer, said first polysilicon layer and said tunnel oxide to form a gate structure; and forming doped impurity regions adjacent said gate structure by using ion implantation.
References Cited (Backward Citations)
US4774197A
Cited
US5215934A
Cited
US5266510A
Cited
US5726087A
Cited
US5407870A
Cited
US5464792A
Cited
US5712208A
Cited
US5571734A
Cited
US5620913A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-16 | 2002-05-18 | 2002-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-16 | 2006-05-18 | 2006-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-16 | 2010-05-18 | 2010-11-17 | $7700.00 | Window Closed / Lapsed |