← Back to Patent Explorer
US5830787A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating a thin film transistor

Assignee: SK Hynix Inc
•
Filing: 1996-11-12
•
Granted: 1998-11-03
•
Expires: 2016-11-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a thin film transistor (TFT), including the steps of forming a semiconductor layer on a substrate; forming an insulating oxide layer on the semiconductor layer; forming a polysilicon layer on the insulating layer; etching the polysilicon layer to form a gate electrode having tapered sides; carrying out an oxidation process on exposed surfaces of the gate electrode and the polysilicon layer surrounding the gate electrode resulting in the oxide layer thereby formed being thicker below the bottom edges of the tapered sides of the gate electrode than on other portions of the gate electrode and the surrounding polysilicon layer; and forming impurity regions in the semiconductor layer on opposite sides of the gate electrode to thereby form a transistor. The TFT thereby formed has a tapered gate and reduced OFF current.

Inventors

  • 👤 Hong Seuk Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 12:26
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6704; H10D30/6713; H10D30/6715; H10D30/6717; H10D30/6729; H10D30/673

Claims Analysis

Total Claims: 25
Claim 1
Independent Claim 112 words
A method for fabricating a thin film transistor, the method comprising the steps of: forming a gate insulating layer on a substrate; forming a gate electrode having at least one tapered side on the gate insulating layer; forming a mask layer over the substrate and the gate electrode; defining an offset region below the at least one tapered side of the gate electrode corresponding to the mask layer; oxidizing a portion of the gate electrode and a portion of the substrate corresponding to the offset region; and forming first and second impurity regions in the substrate at sides of the gate electrode, the second impurity region being adjacent to the offset region.
Claim 2
Independent Claim 112 words
A method for fabricating a thin film transistor, the method comprising the steps of: forming a gate insulating layer on a substrate; forming a gate electrode having at least one tapered side on the gate insulating layer; forming a mask layer over the substrate and the gate electrode; defining an offset region below the at least one tapered side of the gate electrode corresponding to the mask layer; oxidizing a portion of the gate electrode and a portion of the substrate corresponding to the offset region; and forming first and second impurity regions in the substrate at sides of the gate electrode, the second impurity region being adjacent to the offset region.
Claim 3
Dependent Claim 22 words
The method according to claim 1, further comprising the step of forming an insulating layer on the gate electrode and the substrate.
Claim 4
Dependent Claim 30 words
The method according to claim 2, wherein the insulating layer on the gate electrode and the substrate has an etch selectivity different from an etch selectivity of the mask layer.
Claim 5
Dependent Claim 22 words
The method according to claim 1, wherein the step of forming the mask layer includes the step of forming a non-oxidizing layer.
Claim 6
Dependent Claim 14 words
The method according to claim 4, wherein the non-oxidizable layer includes a nitride layer.
Claim 7
Dependent Claim 13 words
The method according to claim 1, wherein the substrate includes a polysilicon layer.
Claim 8
Dependent Claim 19 words
The method according to claim 1, wherein the second impurity region is formed to not overlap the gate electrode.
Claim 9
Independent Claim 136 words
A method for fabricating a thin film transistor, the method comprising the steps of: providing a substrate; forming a gate insulating layer over a portion of the substrate; forming a gate electrode having at least one tapered side over the gate insulating layer; forming an oxide film over the gate electrode and the substrate; forming an insulating film over a portion of the oxide film: oxidizing the oxide film to form a thicker portion using the insulating film as a mask, the thicker portion being at a region below the at least one tapered side of the gate electrode, implanting impurity ions into the substrate using the gate electrode as a mask to form first and second impurity regions, the second impurity region including an offset region corresponding to the thicker portion of the oxide film.
Claim 10
Independent Claim 136 words
A method for fabricating a thin film transistor, the method comprising the steps of: providing a substrate; forming a gate insulating layer over a portion of the substrate; forming a gate electrode having at least one tapered side over the gate insulating layer; forming an oxide film over the gate electrode and the substrate; forming an insulating film over a portion of the oxide film: oxidizing the oxide film to form a thicker portion using the insulating film as a mask, the thicker portion being at a region below the at least one tapered side of the gate electrode, implanting impurity ions into the substrate using the gate electrode as a mask to form first and second impurity regions, the second impurity region including an offset region corresponding to the thicker portion of the oxide film.
Claim 11
Dependent Claim 43 words
The method according to claim 8, wherein the step of forming the oxide film having the thicker portion includes the step of oxidizing the oxide film at a region below the at least one tapered side of the gate electrode using a mask.
Claim 12
Dependent Claim 41 words
The method according to claim 8, wherein the step of providing the substrate includes the steps of: forming a first semiconductor layer; forming an insulating layer on the first semiconductor layer; and forming a second semiconductor layer on the insulating layer.
Claim 13
Dependent Claim 23 words
The method according to claim 10, wherein the steps of forming the first semiconductor layer includes the step of forming a polysilicon layer.
Claim 14
Dependent Claim 23 words
The method according to claim 10, wherein the step of forming the second semiconductor layer includes the steps of forming a polysilicon layer.
Claim 15
Dependent Claim 21 words
The method according to claim 8, wherein the step of providing the substrate include the step of forming a polysilicon layer.
Claim 16
Dependent Claim 19 words
The method according to claim 8, wherein the second impurity region is formed to not overlap the gate electrode.
Claim 17
Independent Claim 232 words
A method for fabricating a thin film transistor, the method comprising the steps of: forming a first insulating layer on a substrate; forming a first semiconductor layer on the first insulating layer; forming a second insulating layer on the first semiconductor layer; forming a second semiconductor layer on the second insulating layer; forming a mask on the second semiconductor layer; etching the second semiconductor layer to form a gate with at least one tapered side by removing a larger amount of the second semiconductor layer at a top portion of the gate adjacent to the mask and removing a smaller amount of the second semiconductor layer at a bottom portion of the gate; forming a third insulating layer over the gate and the second semiconductor layer; forming a fourth insulating layer having a pattern defining an offset region, the fourth insulating layer having an etch selectivity different from an etch selectivity of the third insulating layer; oxidizing a portion of the gate electrode and a portion of the substrate corresponding to the offset region to form an oxide portion thicker than the second insulating layer; forming a first impurity region in the second semiconductor layer corresponding to the offset region; and forming second and third impurity regions in the second semiconductor layer adjacent sides of the gate, one of the second and third impurity regions being connected to the first impurity region.
Claim 18
Independent Claim 232 words
A method for fabricating a thin film transistor, the method comprising the steps of: forming a first insulating layer on a substrate; forming a first semiconductor layer on the first insulating layer; forming a second insulating layer on the first semiconductor layer; forming a second semiconductor layer on the second insulating layer; forming a mask on the second semiconductor layer; etching the second semiconductor layer to form a gate with at least one tapered side by removing a larger amount of the second semiconductor layer at a top portion of the gate adjacent to the mask and removing a smaller amount of the second semiconductor layer at a bottom portion of the gate; forming a third insulating layer over the gate and the second semiconductor layer; forming a fourth insulating layer having a pattern defining an offset region, the fourth insulating layer having an etch selectivity different from an etch selectivity of the third insulating layer; oxidizing a portion of the gate electrode and a portion of the substrate corresponding to the offset region to form an oxide portion thicker than the second insulating layer; forming a first impurity region in the second semiconductor layer corresponding to the offset region; and forming second and third impurity regions in the second semiconductor layer adjacent sides of the gate, one of the second and third impurity regions being connected to the first impurity region.
Claim 19
Dependent Claim 29 words
The method according to claim 15, wherein the one of the second and third impurity regions connected to the first impurity region is formed to not overlap the gate.
Claim 20
Independent Claim 96 words
A method for fabricating a thin film transistor, comprising the steps of: forming a gate insulating layer on a substrate; forming a gate electrode on the gate insulating layer; forming a first insulating film over an offset region and the gate electrode, the offset region being formed between one side portion of the gate electrode and an impurity region forming a patterned insulating film over the first insulating film; oxidizing the first insulating film using the patterned insulating film as a mask; and forming the impurity region in the substrate at sides of the gate electrode.
Claim 21
Independent Claim 96 words
A method for fabricating a thin film transistor, comprising the steps of: forming a gate insulating layer on a substrate; forming a gate electrode on the gate insulating layer; forming a first insulating film over an offset region and the gate electrode, the offset region being formed between one side portion of the gate electrode and an impurity region forming a patterned insulating film over the first insulating film; oxidizing the first insulating film using the patterned insulating film as a mask; and forming the impurity region in the substrate at sides of the gate electrode.
Claim 22
Dependent Claim 21 words
The method according to claim 17, wherein the patterned insulating film has an etch selectivity different from the first insulating film.
Claim 23
Dependent Claim 16 words
The method according to claim 17, wherein the patterned insulating film corresponds to the offset region.
Claim 24
Dependent Claim 15 words
The method according to claim 17, wherein the patterned insulating film includes a nitride layer.
Claim 25
Dependent Claim 18 words
The method according to claim 17, wherein the impurity region is formed to not overlap the gate electrode.

References Cited (Backward Citations)

JPS56124272A Cited
JPS56164569A Cited
US4394182A Cited
US4851363A Cited
US5100820A Cited
US5362660A Cited
US5573965A Cited
US5427971A Cited
US5498556A Cited
US5637514A Cited
US5654215A Cited
US5656518A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-11-02 2002-05-04 2002-11-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-11-02 2006-05-04 2006-11-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-11-02 2010-05-04 2010-11-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag