US5362660A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a thin film transistor structure with improved source/drain contacts
Assignee: General Electric Co
•
Filing: 1992-11-18
•
Granted: 1994-11-08
•
Expires: 2012-11-18
Abstract
Abstract Minimum line spacing is reduced and line spacing uniformity is increased in thin film transistors by employing source/drain metallization having a first relatively thin layer of a first conductor and a second relatively thick layer of a second conductor. The second conductor is selected to be one which may be preferentially etched in the presence of the first conductor whereby the first conductor acts as an etch stop for the etchant used to pattern the second conductor portion of the source/drain metallization. This etching is preferably done using dry etching. Dry etching typically provides substantially better control of line width than wet etching. The etching of the second conductor can be done with a dry etch process which etches the photoresist at substantially the same rate as the second conductor whereby the second conductor is provided with a sidewall slope of substantially 45° which improves the quality of passivation provided by subsequent deposition of a conformal passivating layer.
Inventors
- 👤 Robert F. Kwasnick
- 👤 George E. Possin
- 👤 David E. Holden
- 👤 Richard J. Saia
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 10:32
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0316; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/674; H10D30/6741; H10D30/6743; H10P; H10P50/00; H10P50/71; Y; Y10; Y10S; Y10S438/00; Y10S438/97
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
185 words
A method of fabricating a thin film transistor comprising: partially fabricating said thin film transistor up to deposition of a source/drain metallization layer, the partially fabricated thin film transistor having an upper surface comprising silicon; depositing a relatively thin first layer of a first conductor on the partially fabricated transistor, said first conductor comprising chromium; depositing a relatively thick second layer of a second conductor on said first conductor, said second conductor comprising molybdenum; masking said second conductor in a desired pattern of said source/drain metallization layer; etching said second conductor with a second conductor etchant, said second conductor etchant being selected such that the first conductor comprises an etch stop therefor, said second conductor etchant further being capable of etching silicon at a rate that is not substantially less than the rate said second conductor etchant etches said second conductor; etching said relatively thin first conductor with a first conductor etchant, said first conductor etchant being selected such that the silicon upper surface of said partially fabricated thin film transistor comprises an etch stop therefor; and finishing the fabrication of said thin film transistor.
Claim 2
Independent Claim
185 words
A method of fabricating a thin film transistor comprising: partially fabricating said thin film transistor up to deposition of a source/drain metallization layer, the partially fabricated thin film transistor having an upper surface comprising silicon; depositing a relatively thin first layer of a first conductor on the partially fabricated transistor, said first conductor comprising chromium; depositing a relatively thick second layer of a second conductor on said first conductor, said second conductor comprising molybdenum; masking said second conductor in a desired pattern of said source/drain metallization layer; etching said second conductor with a second conductor etchant, said second conductor etchant being selected such that the first conductor comprises an etch stop therefor, said second conductor etchant further being capable of etching silicon at a rate that is not substantially less than the rate said second conductor etchant etches said second conductor; etching said relatively thin first conductor with a first conductor etchant, said first conductor etchant being selected such that the silicon upper surface of said partially fabricated thin film transistor comprises an etch stop therefor; and finishing the fabrication of said thin film transistor.
Claim 3
Dependent Claim
47 words
The method recited in claim 1 wherein: the step of masking comprises forming a photoresist mask; and said second conductor etchant further being selected to etch said photoresist at substantially the same rate as said second conductor whereby said second conductor is patterned with a sloped sidewall.
Claim 4
Dependent Claim
29 words
The method recited in claim 1 wherein: said etchant for said second conductor etches said second conductor at least 10 times as fast as it etches said first conductor.
Claim 5
Dependent Claim
36 words
The method recited in claim 1 wherein the steps of depositing said layer of said first conductor and depositing said layer of said second conductor are sequentially performed in an evacuated deposition apparatus without breaking vacuum.
Claim 6
Dependent Claim
36 words
The method recited in claim 1 wherein: each of said etchants comprises a plasma, and said first and second conductors are sequentially etched by said etchants in an evacuated reactive ion etching apparatus without breaking vacuum.
Claim 7
Dependent Claim
44 words
The method as recited in claim 1 wherein: each of said etchants comprises a plasma, and said first and second conductors and said partially fabricated thin film transistor are sequentially etched by said etchants in an evacuated reactive ion etching apparatus without breaking vacuum.
References Cited (Backward Citations)
US4700458A
Cited
GB2134707A
Cited
US4736229A
Cited
JPS6014473A
Cited
US4651185A
Cited
JPS60183770A
Cited
US4918494A
Cited
US5061648A
Cited
US5028551A
Cited
JPS62213278A
Cited
US4778560A
Cited
JPS63190385A
Cited
JPS63236365A
Cited
JPH01114080A
Cited
US4889983A
Cited
JPH01172026A
Cited
JPH0282579A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-07 | 1998-05-09 | 1998-11-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-07 | 2002-05-09 | 2002-11-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-07 | 2006-05-09 | 2006-11-08 | $7700.00 | Window Closed / Lapsed |