Patent US5815724A successfully refreshed from Google Patents.
US5815724A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for controlling power consumption in a microprocessor
Assignee: Intel Corp
•
Filing: 1996-03-29
•
Granted: 1998-09-29
•
Expires: 2016-03-29
Abstract
Abstract A system for controlling power consumption in a microprocessor. The microprocessor fetches an instruction from memory. The instruction is decoded, producing an operation flow of at least one operation. Then, power micro-operations are introduced into the operation flow. These power micro-operations provide power consumption control functions for those functional units which are required to execute the various operations which have been decoded from the fetched instruction. The operations and power micro-operations are then scheduled for dispatch to the appropriate execution units. The scheduling is based on the availability of the appropriate execution units and the validity of operation data. The operations and power micro-operations are dispatched to the appropriate execution units, where the operations and power micro-operations are executed. The execution results are subsequently committed to the processor state in the original program order.
Inventors
- 👤 John William Benson Mates
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:01
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3818; G06F9/3822; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/3287; G06F9/30003; G06F9/30076; G06F9/30083; G06F9/3017; G06F9/30181; G06F9/3836; G06F9/3838; G06F9/384; G06F9/3853; G06F9/3854; G06F9/3858; G06F9/3867; G06F9/3869; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
92 words
A method for controlling power consumption in a microprocessor, comprising the steps of: fetching an instruction; decoding the instruction to produce at least one operation, thereby creating an operation flow; inserting at least one power micro-operation into the operation flow, the power micro-operation providing power consumption control for at least one functional unit required to execute the operation, the power micro-operation in addition to the operation provided by decoding the instruction; scheduling the operation and power micro-operation for dispatch; and dispatching the operation and power micro-operation to appropriate execution units for execution.
Claim 2
Independent Claim
92 words
A method for controlling power consumption in a microprocessor, comprising the steps of: fetching an instruction; decoding the instruction to produce at least one operation, thereby creating an operation flow; inserting at least one power micro-operation into the operation flow, the power micro-operation providing power consumption control for at least one functional unit required to execute the operation, the power micro-operation in addition to the operation provided by decoding the instruction; scheduling the operation and power micro-operation for dispatch; and dispatching the operation and power micro-operation to appropriate execution units for execution.
Claim 3
Dependent Claim
40 words
The method for controlling power consumption in a microprocessor of claim 1, wherein the step of scheduling the operation and power micro-operation further includes scheduling the operation and power micro-operation according to availability of appropriate execution units and operation data.
Claim 4
Dependent Claim
46 words
The method for controlling power consumption in a microprocessor of claim 2, further comprising the steps of: executing the operation and power micro-operation to generate result data; and committing result data to the processor state in the original program order when the result data are valid.
Claim 5
Dependent Claim
54 words
The method for controlling power consumption in a microprocessor of claim 3, wherein the step of scheduling the operation and power micro-operation for dispatch further includes scheduling the power micro-operation such that the appropriate functional units are enabled before the corresponding operation is executed and are disabled after the corresponding operation has been executed.
Claim 6
Dependent Claim
33 words
The method for controlling power consumption in a microprocessor of claim 4, wherein the step of dispatching the operation and power micro-operation includes dispatching the power micro-operation to a power unit for execution.
Claim 7
Dependent Claim
33 words
The method for controlling power consumption in a microprocessor of claim 5, wherein the power unit executes the power micro-operation through manipulation of a plurality of clock signals coupled to the functional units.
Claim 8
Dependent Claim
92 words
A microprocessor, comprising: means for fetching an instruction; means for decoding the instruction to produce at least one operation, thereby creating an operation flow; means for inserting at least one power micro-operation into the operation flow, the power micro-operation providing power consumption control for at least one functional unit required to execute the instruction, the power micro-operation in addition to the operation provided by decoding the instruction; means for scheduling the operation and power micro-operation for dispatch; and means for dispatching the operation and power micro-operation to appropriate execution units for execution.
Claim 9
Dependent Claim
92 words
A microprocessor, comprising: means for fetching an instruction; means for decoding the instruction to produce at least one operation, thereby creating an operation flow; means for inserting at least one power micro-operation into the operation flow, the power micro-operation providing power consumption control for at least one functional unit required to execute the instruction, the power micro-operation in addition to the operation provided by decoding the instruction; means for scheduling the operation and power micro-operation for dispatch; and means for dispatching the operation and power micro-operation to appropriate execution units for execution.
Claim 10
Dependent Claim
39 words
The microprocessor of claim 7, wherein the means for scheduling the operation and power micro-operation for dispatch further includes means for scheduling the operation and power micro-operation for dispatch according to availability of appropriate execution units and operation data.
Claim 11
Dependent Claim
42 words
The microprocessor of claim 8, further comprising: means for executing the operations to generate result data; means for executing the power micro-operations; and means for committing result data to the processor state in the original program order when result data are valid.
Claim 12
Dependent Claim
45 words
The microprocessor of claim 9, wherein the means for scheduling the operation and power micro-operation for dispatch schedules the power micro-operation such that the appropriate functional units are enabled before the corresponding operation is executed and are disabled after the corresponding operation has been executed.
Claim 13
Dependent Claim
30 words
The microprocessor of claim 10, wherein the means for executing the power micro-operation executes the power micro-operation through manipulation of a plurality of clock signals coupled to the functional units.
Claim 14
Dependent Claim
81 words
A microprocessor, comprising: an instruction decoder receiving at least one instruction, the instruction decoder producing at least one operation for each instruction, said instruction decoder further producing at least one power micro-operation providing power consumption control for at least one functional unit required to execute the operation, the power micro-operation in addition to the operation provided by decoding the instruction; and at least one execution unit, the execution unit generating result data through execution of the operation and the power micro-operation.
Claim 15
Dependent Claim
81 words
A microprocessor, comprising: an instruction decoder receiving at least one instruction, the instruction decoder producing at least one operation for each instruction, said instruction decoder further producing at least one power micro-operation providing power consumption control for at least one functional unit required to execute the operation, the power micro-operation in addition to the operation provided by decoding the instruction; and at least one execution unit, the execution unit generating result data through execution of the operation and the power micro-operation.
Claim 16
Dependent Claim
61 words
The microprocessor of claim 12, further comprising: an out-of-order unit, the out-of-order unit scheduling the operation and power micro-operation for dispatch according to availability of appropriate execution units and operation data and the out-of-order unit committing result data to the processor state in the original program order when result data are valid after the operation and power micro-operation have been executed.
Claim 17
Dependent Claim
37 words
The microprocessor of claim 13 wherein the out-of-order unit schedules the power micro-operation such that the appropriate functional units are enabled before the corresponding operation is executed and are disabled after the corresponding operation has been executed.
Claim 18
Dependent Claim
17 words
The microprocessor of claim 14, further comprising a power unit, the power unit executing the power micro-operation.
Claim 19
Dependent Claim
26 words
The microprocessor of claim 15, wherein the power unit executes the power micro-operation through manipulation of a plurality of clock signals coupled to the functional units.
Claim 20
Independent Claim
96 words
A method for dynamically controlling functions in a microprocessor, comprising the steps of: fetching an instruction; decoding the instruction to produce at least one operation, thereby creating an operation flow; inserting at least one dynamic control micro-operation into the operation flow, the dynamic control micro-operation providing additional control for at least one functional unit required to execute the operation, the dynamic control micro-operation in addition to the operation provided by decoding the instruction; scheduling the operation and dynamic control micro-operation for dispatch; and dispatching the operation and dynamic control micro-operation to appropriate execution units for execution.
Claim 21
Independent Claim
96 words
A method for dynamically controlling functions in a microprocessor, comprising the steps of: fetching an instruction; decoding the instruction to produce at least one operation, thereby creating an operation flow; inserting at least one dynamic control micro-operation into the operation flow, the dynamic control micro-operation providing additional control for at least one functional unit required to execute the operation, the dynamic control micro-operation in addition to the operation provided by decoding the instruction; scheduling the operation and dynamic control micro-operation for dispatch; and dispatching the operation and dynamic control micro-operation to appropriate execution units for execution.
Claim 22
Dependent Claim
23 words
The method for dynamically controlling functions in a microprocessor of claim 17, wherein the dynamic control micro-operation provides control to change cache size.
Claim 23
Dependent Claim
23 words
The method for dynamically controlling functions in a microprocessor of claim 17, wherein the dynamic control micro-operation provides control to change bus protocol.
Claim 24
Dependent Claim
21 words
The method for dynamically controlling functions in a microprocessor of claim 17, wherein the dynamic control micro-operation provides power consumption control.
Claim 25
Dependent Claim
83 words
A microprocessor, comprising: an instruction decoder receiving at least one instruction, the instruction decoder producing at least one operation for each instruction, said instruction decoder further producing at least one dynamic control micro-operation providing additional control for at least one functional unit required to execute the operation, the dynamic control micro-operation in addition to the operation provided by decoding the instruction; and at least one execution unit, the execution unit generating result data through execution of the operation and the dynamic control micro-operation.
Claim 26
Dependent Claim
83 words
A microprocessor, comprising: an instruction decoder receiving at least one instruction, the instruction decoder producing at least one operation for each instruction, said instruction decoder further producing at least one dynamic control micro-operation providing additional control for at least one functional unit required to execute the operation, the dynamic control micro-operation in addition to the operation provided by decoding the instruction; and at least one execution unit, the execution unit generating result data through execution of the operation and the dynamic control micro-operation.
Claim 27
Dependent Claim
16 words
The microprocessor of claim 21 wherein the dynamic control micro-operation provides control to change cache size.
Claim 28
Dependent Claim
16 words
The microprocessor of claim 21 wherein the dynamic control micro-operation provides control to change bus protocol.
Claim 29
Dependent Claim
14 words
The microprocessor of claim 21 wherein the dynamic control micro-operation provides power consumption control.
References Cited (Backward Citations)
US4050058A
Cited
US4199811A
Cited
US4387427A
Cited
US4342078A
Cited
US4367524A
Cited
US4376976A
Cited
US5235686A
Cited
US5005118A
Cited
US5101344A
Cited
US4875160A
Cited
US5233694A
Cited
US5293592A
Cited
US5129067A
Cited
US5627983A
Cited
US5371864A
Cited
US5392437A
Cited
US5519864A
Cited
US5586278A
Cited
US5537656A
Cited
US5625789A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-28 | 2002-03-30 | 2002-09-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-28 | 2006-03-30 | 2006-09-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-28 | 2010-03-30 | 2010-09-29 | $7700.00 | Window Closed / Lapsed |