← Back to Patent Explorer
US5804476A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming BiCMOS devices having mosfet and bipolar sections therein

Assignee: Fairchild Korea Semiconductor Ltd
•
Filing: 1996-12-02
•
Granted: 1998-09-08
•
Expires: 2016-12-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A BiCMOS device and a manufacturing method thereof according to the present invention has a gate insulating layer of NMOSFET having non-uniform thickness. The thickness of the end portion of the gate insulating layer, which is near LDD regions, is thicker than that of center portion. Therefore, the GIDL and the gate-drain overlap capacitance is reduced. In addition, in case of the bipolar transistor of the BiCMOS device, there exists a portion of an oxide film below the side portion of the emitter polysilicon and over the side portions of the emitter region. Since this structure serves as a gate of field effect transistor, N- channel is produced in the emitter region when the emitter-base junction is reversely biased and thus the hot carrier reliability is improved.

Inventors

  • 👤 Young-Soo Jang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 09:31
CPC Classifications
H; H10; H10D; H10D30/00; H10D48/00; H10D48/30; H10D48/32; H10D48/34; H10D48/345; H10D84/00; H10D84/01; H10D84/0107; H10D84/0109; H10D84/02; H10D84/03; H10D84/038; Y; Y10; Y10S; Y10S148/00; Y10S148/009; Y10S148/124

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 361 words
A method for manufacturing a BiCMOS device on a semiconductor substrate having an MOSFET section and a bipolar section comprising the steps of: forming a first region of a first conductive type in the MOSFET section and a second region of a second conductive type in the bipolar section; forming a first insulating layer on the surface of the first and the second regions; forming a collector region having the second conductive type and an intrinsic base region having the first conductive type in the second region; depositing a first polysilicon layer doped with impurities of the second conductive type, a first oxide film and a first nitride film on a top portion of the first insulating layer sequentially; patterning the first nitride film, the first oxide film and the first polysilicon layer simultaneously to form a gate pattern in the MOSFET section and an emitter pattern above the intrinsic base region of the bipolar section; implanting ions of the second conductive type into the first region to form lightly-doped regions in the first region; forming sidewalls respectively on lateral sides of the gate pattern and the emitter pattern; implanting ions of the second conductive type into the first region to form a source and a drain regions; implanting ions of the first conductive type into the intrinsic base region to form an extrinsic base region; performing oxidation process to form a second oxide film on the first and the second regions; removing the first nitride film and the first oxide film of the gate pattern and the emitter pattern; removing the first polysilicon layer of the emitter pattern and the first insulating layer below the emitter pattern; depositing a second polysilicon layer doped with impurities of the second conductive type on the whole top surface of the MOSFET section and the bipolar section; forming an emitter region by diffusing the impurities doped in the second polysilicon layer into the intrinsic base region; and patterning the second polysilicon layer to form a first gate electrode made of the first and the second polysilicon layers in the MOSFET section and the first emitter electrode contacting the emitter region in the bipolar section.
Claim 2
Independent Claim 361 words
A method for manufacturing a BiCMOS device on a semiconductor substrate having an MOSFET section and a bipolar section comprising the steps of: forming a first region of a first conductive type in the MOSFET section and a second region of a second conductive type in the bipolar section; forming a first insulating layer on the surface of the first and the second regions; forming a collector region having the second conductive type and an intrinsic base region having the first conductive type in the second region; depositing a first polysilicon layer doped with impurities of the second conductive type, a first oxide film and a first nitride film on a top portion of the first insulating layer sequentially; patterning the first nitride film, the first oxide film and the first polysilicon layer simultaneously to form a gate pattern in the MOSFET section and an emitter pattern above the intrinsic base region of the bipolar section; implanting ions of the second conductive type into the first region to form lightly-doped regions in the first region; forming sidewalls respectively on lateral sides of the gate pattern and the emitter pattern; implanting ions of the second conductive type into the first region to form a source and a drain regions; implanting ions of the first conductive type into the intrinsic base region to form an extrinsic base region; performing oxidation process to form a second oxide film on the first and the second regions; removing the first nitride film and the first oxide film of the gate pattern and the emitter pattern; removing the first polysilicon layer of the emitter pattern and the first insulating layer below the emitter pattern; depositing a second polysilicon layer doped with impurities of the second conductive type on the whole top surface of the MOSFET section and the bipolar section; forming an emitter region by diffusing the impurities doped in the second polysilicon layer into the intrinsic base region; and patterning the second polysilicon layer to form a first gate electrode made of the first and the second polysilicon layers in the MOSFET section and the first emitter electrode contacting the emitter region in the bipolar section.
Claim 3
Dependent Claim 16 words
The method of claim 1, wherein the thickness of the first insulating layer is 70-200 Å.
Claim 4
Dependent Claim 15 words
The method of claim 1, wherein the second oxide film is formed by thermal oxidation.
Claim 5
Dependent Claim 16 words
The method of claim 1, wherein the thickness of the first polysilicon layer is 1,000-3,000 Å.
Claim 6
Dependent Claim 16 words
The method of claim 4, wherein the thickness of the second polysilicon layer is 2,000-4,000 Å.
Claim 7
Dependent Claim 23 words
The method of claim 1, further comprising the step of forming silicide layers on the first gate electrode and the second gate electrode.
Claim 8
Dependent Claim 15 words
The method of claim 6, wherein the thicknesses of the silicide layers are 150-600 Å.
Claim 9
Dependent Claim 13 words
The method of claim 7, further comprising the step of sintering the substrate.
Claim 10
Dependent Claim 16 words
The method of claim 8, wherein the sintering is performed at the temperature between 850-900 centigrades.
Claim 11
Dependent Claim 22 words
The method of claim 9, further comprising the step of forming a second insulating layer on the whole surface of the substrate.
Claim 12
Dependent Claim 16 words
The method of claim 10, wherein the second insulating layer is formed by chemical vapor deposition.
Claim 13
Dependent Claim 15 words
The method of claim 11, wherein the second insulating layer has thickness of 2,000-5,000 Å.
Claim 14
Dependent Claim 66 words
The method of claim 10, further comprising the steps of: patterning the second insulating layer and the second oxide film to form contact holes on the source region, the drain region, the base region, the collector region and the silicide layers; and forming metal electrodes, each in contact with the source region, the drain region, the base region, the collector region and the silicide layers, respectively.

References Cited (Backward Citations)

US4669177A Cited
US4963502A Cited
US5006476A Cited
US4960726A Cited
US5162966A Cited
US5407847A Cited
US5348896A Cited
US5643810A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-09-07 2002-03-09 2002-09-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-09-07 2006-03-09 2006-09-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-09-07 2010-03-09 2010-09-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag