US4960726A
Expired / Lapsed
US
⏱️ 0.0 years remaining
BiCMOS process
Assignee: International Business Machines Corp
•
Filing: 1989-10-19
•
Granted: 1990-10-02
•
Expires: 2009-10-19
Abstract
Abstract A method for manufacturing a BiCMOS device includes providing a semiconductor substrate including first and second electrically isolated device regions. A layer of insulating material is formed over the first device region, and a layer of conductive material is formed conformally over the device. Portions of the conductive layer are removed to leave a base contact on the surface of the second device region and an insulated gate contact over the surface of the first device region. A FET is formed in the first device region having a channel under the insulated gate. A vertical bipolar transistor is formed in the second device region having a base region contacting the base contact.
Inventors
- 👤 John S. Lechaton
- 👤 Dominic J. Schepis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 04:12
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0107; H10D84/0109; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
187 words
A method comprising the steps of: providing a substrate of semiconductor material including at least first and second electrically isolated device regions; forming a first layer of insulating material conformally over said substrate; patterning said first layer to expose a surface portion of said second device region; forming a second layer of conductive material generally conformally over said first and second device regions, said second layer spaced from the surface of said first device region by said first layer and said second layer contacting the surface of said second device region; forming an aperture in said second layer over said second device region; removing portions of said second layer to leave a base contact on the surface of said second device region and a separate gate contact insulated from the surface of said first device region by said first layer; said step of forming said aperture performed before said removing step; forming a field-effect transistor having a channel region underlying said gate contact in said first device region; and forming a vertical bipolar transistor having a base region contacting said base contact in said second device region.
Claim 2
Independent Claim
187 words
A method comprising the steps of: providing a substrate of semiconductor material including at least first and second electrically isolated device regions; forming a first layer of insulating material conformally over said substrate; patterning said first layer to expose a surface portion of said second device region; forming a second layer of conductive material generally conformally over said first and second device regions, said second layer spaced from the surface of said first device region by said first layer and said second layer contacting the surface of said second device region; forming an aperture in said second layer over said second device region; removing portions of said second layer to leave a base contact on the surface of said second device region and a separate gate contact insulated from the surface of said first device region by said first layer; said step of forming said aperture performed before said removing step; forming a field-effect transistor having a channel region underlying said gate contact in said first device region; and forming a vertical bipolar transistor having a base region contacting said base contact in said second device region.
Claim 3
Dependent Claim
14 words
A method in accordance with claim 1 wherein said first layer includes silicon dioxide.
Claim 4
Dependent Claim
13 words
A method in accordance with claim 1 wherein said second layer includes polysilicon.
Claim 5
Dependent Claim
30 words
A method in accordance with claim 1 and further including the step of forming an intrinsic base region in said second device region through said aperture before said removing step.
Claim 6
Dependent Claim
31 words
A method in accordance with claim 4 and further including the step of using said gate contact as a mask to deposit source and drain regions in said first device region.
Claim 7
Dependent Claim
23 words
A method in accordance with claim 4 and further including the step of insulating the walls of said aperture before said removing step.
Claim 8
Dependent Claim
36 words
A method in accordance with claim 6 and further including the steps of: forming an emitter region in said base region through said aperture; and forming an emitter contact to said emitter region in said aperture.
Claim 9
Dependent Claim
55 words
A method in accordance with claim 7 wherein said emitter region and emitter contact forming steps include the steps of: forming a third layer of polysilicon within said aperture prior to performing said removing step; doping said third layer; and heating said substrate to diffuse dopant from said third layer into said second device region.
Claim 10
Dependent Claim
34 words
A method in accordance with claim 8 and further including the step of forming an extrinsic base region for said bipolar transistor by diffusing dopant from said second layer into said second device region.
Claim 11
Independent Claim
201 words
A method comprising the steps of: providing a substrate of semiconductor material including at least first and second electrically isolated device regions; forming a first layer of insulating material over said first device region; forming a second layer of conductive material generally conformally over said first and second device regions, said second layer spaced from the surface of said first device region by said first layer and said second layer contacting the surface of said second device region; forming an aperture in said second layer over said second device region; forming an intrinsic base region in said second device region through said aperture; removing portions of said second layer over said first and second device regions to leave a base contact on the surface of said second device region and a separate gate contact insulated from the surface of said first device region by said first layer; said steps of forming said aperture and forming said extrinsic base region being performed before said removing step; forming a field-effect transistor having a channel region underlying said gate contact in said first device region; and forming a vertical bipolar transistor having a base region contacting said base contact in said second device region.
Claim 12
Independent Claim
201 words
A method comprising the steps of: providing a substrate of semiconductor material including at least first and second electrically isolated device regions; forming a first layer of insulating material over said first device region; forming a second layer of conductive material generally conformally over said first and second device regions, said second layer spaced from the surface of said first device region by said first layer and said second layer contacting the surface of said second device region; forming an aperture in said second layer over said second device region; forming an intrinsic base region in said second device region through said aperture; removing portions of said second layer over said first and second device regions to leave a base contact on the surface of said second device region and a separate gate contact insulated from the surface of said first device region by said first layer; said steps of forming said aperture and forming said extrinsic base region being performed before said removing step; forming a field-effect transistor having a channel region underlying said gate contact in said first device region; and forming a vertical bipolar transistor having a base region contacting said base contact in said second device region.
References Cited (Backward Citations)
US4497106A
Cited
US4486942A
Cited
US4475279A
Cited
US4507847A
Cited
US4484388A
Cited
US4637125A
Cited
US4818720A
Cited
US4707456A
Cited
US4688314A
Cited
US4737472A
Cited
US4752589A
Cited
US4778774A
Cited
US4735916A
Cited
US4764482A
Cited
US4816423A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-10-01 | 1994-04-02 | 1994-10-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-10-01 | 1998-04-02 | 1998-10-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-10-01 | 2002-04-02 | 2002-10-02 | $7700.00 | Window Closed / Lapsed |