US5789805A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor multi-chip module
Assignee: Rising Silicon Inc
•
Filing: 1996-11-18
•
Granted: 1998-08-04
•
Expires: 2016-11-18
Abstract
Abstract An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chip packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring bonding between wire bonding pads formed on the semiconductor chips and the wiring substrate. The wiring substrate may be a multilayer. Preferably, there is an insulating layer partially formed on the surface of the multilayer wiring substrate and a die bonding ground formed on the is surface of the insulating layer, in order to use a portion of the multilayer wing substrate under the die bonding ground as a wiring or a via hole region, and at least one of the semiconductor chips is formed on the die bonding ground. The bus line preferably includes two data bus lines, the semiconductor chips connected with one data bus line are formed on one side of the wiring substrate and the semiconductor chips connected with the other data bus line are formed on the other side of the wiring substrate.
Inventors
- 👤 Nobuyasu Kanekawa
- 👤 Hirokazu Ihara
- 👤 Masatsugu Akiyama
- 👤 Kiyoshi Kawabata
- 👤 Hisayoshi Yamanaka
- 👤 Tetsuya Okishima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 13:32
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/02; G11C5/04; G11C5/06; H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W70/62; H10W70/65; H10W72/00; H10W90/00; H10W70/654; H10W70/656; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/541; H10W72/547; H10W72/851; H10W72/874; H10W72/884; H10W90/701; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 91
Claim 1
Independent Claim
150 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; address lines provided for said one side of said substrate and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said address lines; and a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate and said address lines; wherein said address lines are connected to each semiconductor chip of said first and second semiconductor chips.
Claim 2
Dependent Claim
150 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; address lines provided for said one side of said substrate and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said address lines; and a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate and said address lines; wherein said address lines are connected to each semiconductor chip of said first and second semiconductor chips.
Claim 3
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 1, wherein said first and second groups of semiconductor chips include memory chips.
Claim 4
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 2, wherein said memory chips include random access memory chips.
Claim 5
Dependent Claim
36 words
A semiconductor multi-chip module according to claim 1, wherein said first data lines corresponds to one half bits of said data lines and said second data lines corresponds to other half bits of said data lines.
Claim 6
Dependent Claim
32 words
A semiconductor multi-chip module according to claim 4, wherein said one half bits are upper bits of said data lines and said other half bits are lower bits of said data lines.
Claim 7
Dependent Claim
146 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate; and wherein each semiconductor chip of said first and second group of semiconductor chips is connected to said address lines so that each semiconductor chip respectively outputs data for the same address signal.
Claim 8
Dependent Claim
146 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate; and wherein each semiconductor chip of said first and second group of semiconductor chips is connected to said address lines so that each semiconductor chip respectively outputs data for the same address signal.
Claim 9
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 6, wherein said first and second groups of semiconductor chips include memory chips.
Claim 10
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 7, wherein said memory chips include random access memory chips.
Claim 11
Dependent Claim
179 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said first data lines on said one side of said substrate and said address lines and wherein each of said first memory chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said second data lines on said another side of said substrate and said address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 12
Dependent Claim
179 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said first data lines on said one side of said substrate and said address lines and wherein each of said first memory chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said second data lines on said another side of said substrate and said address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 13
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 9, wherein said first and second groups of semiconductor chips include memory chips.
Claim 14
Dependent Claim
130 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines including first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips is connected to said first data lines formed on said one side of said substrate; and a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips is connected to said second data lines formed on said another side of substrate; wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 15
Dependent Claim
130 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines including first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips is connected to said first data lines formed on said one side of said substrate; and a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips is connected to said second data lines formed on said another side of substrate; wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 16
Dependent Claim
19 words
A semiconductor multi-chip according to claim 11, wherein said first and second groups of semiconductor chips include memory chips.
Claim 17
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 12, wherein said memory chips include random access memory chips.
Claim 18
Dependent Claim
162 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; address lines provided for said one side of said substrate and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said address lines; and a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said address lines, wherein said address lines are connected to each semiconductor chip of said first and second group of semiconductor chips.
Claim 19
Dependent Claim
162 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; address lines provided for said one side of said substrate and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said address lines; and a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said address lines, wherein said address lines are connected to each semiconductor chip of said first and second group of semiconductor chips.
Claim 20
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 14, wherein said first and second groups of semiconductor chips include memory chips.
Claim 21
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 15, wherein said memory chips include random access memory chips.
Claim 22
Dependent Claim
36 words
A semiconductor multi-chip module according to claim 14, wherein said first data lines corresponds to one half bits of said data lines and said second data lines corresponds to other half bits of said data lines.
Claim 23
Dependent Claim
32 words
A semiconductor multi-chip module according to claim 17, wherein said one half bits are upper bits of said data lines and said other half bits are lower bits of said data lines.
Claim 24
Dependent Claim
160 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said address lines; and wherein each semiconductor chip of said first and second group of semiconductor chips is connected to said address lines so that each semiconductor chip respectively outputs data for the same address signal.
Claim 25
Dependent Claim
160 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said address lines; and wherein each semiconductor chip of said first and second group of semiconductor chips is connected to said address lines so that each semiconductor chip respectively outputs data for the same address signal.
Claim 26
Dependent Claim
19 words
A semiconductor multi-chip according to claim 19, wherein said first and second groups of semiconductor chips include memory chips.
Claim 27
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 20, wherein said memory chips include random access memory chips.
Claim 28
Dependent Claim
189 words
A semiconductor multi-chip module having a plurality of memory chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said address lines and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 29
Dependent Claim
189 words
A semiconductor multi-chip module having a plurality of memory chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; address lines; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said address lines and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 30
Dependent Claim
19 words
A semiconductor multi-chip according to claim 22, wherein said first and second groups of semiconductor chips include memory chips.
Claim 31
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 23, wherein said memory chips include random access memory chips.
Claim 32
Dependent Claim
140 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines including a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips is connected to said layer of first data lines provided for said one side of said substrate; and a second group of semiconductor chips mounted on another side of said substrate, wherein said second group of semiconductor chips is connected to said layer of second data lines provided for said another side of said substrate; wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneous for an address signal.
Claim 33
Dependent Claim
140 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines including a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips is connected to said layer of first data lines provided for said one side of said substrate; and a second group of semiconductor chips mounted on another side of said substrate, wherein said second group of semiconductor chips is connected to said layer of second data lines provided for said another side of said substrate; wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneous for an address signal.
Claim 34
Dependent Claim
19 words
A semiconductor multi-chip according to claim 25, wherein said first and second groups of semiconductor chips include memory chips.
Claim 35
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 26, wherein said memory chips include random access memory chips.
Claim 36
Dependent Claim
107 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate.
Claim 37
Dependent Claim
107 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate.
Claim 38
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 28, wherein said first and second groups of semiconductor chips include memory chips.
Claim 39
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 29, wherein said memory chips include random access memory chips.
Claim 40
Dependent Claim
36 words
A semiconductor multi-chip module according to claim 28, wherein said first data lines corresponds to one half bits of said data lines and said second data lines corresponds to other half bits of said data lines.
Claim 41
Dependent Claim
32 words
A semiconductor multi-chip module according to claim 31, wherein said one half bits are upper bits of said data lines and said other half bits are lower bits of said data lines.
Claim 42
Dependent Claim
129 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate; and wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 43
Dependent Claim
129 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate; and wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 44
Dependent Claim
19 words
A semiconductor multi-chip according to claim 33, wherein said first and second groups of semiconductor chips include memory chips.
Claim 45
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 34, wherein said memory chips include random access memory chips.
Claim 46
Dependent Claim
169 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said first data lines on said one side of said substrate and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said second data lines on said another side of said substrate, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 47
Dependent Claim
169 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said first data lines on said one side of said substrate and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said second data lines on said another side of said substrate, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 48
Dependent Claim
19 words
A semiconductor multi-chip according to claim 36, wherein said first and second groups of semiconductor chips include memory chips.
Claim 49
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 37, wherein said memory chips include random access memory chips.
Claim 50
Dependent Claim
137 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 51
Dependent Claim
137 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 52
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 39, wherein said first and second groups of semiconductor chips include memory chips.
Claim 53
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 40, wherein said memory chips include random access memory chips.
Claim 54
Dependent Claim
36 words
A semiconductor multi-chip module according to claim 39, wherein said first data lines corresponds to one half bits of said data lines and said second data lines corresponds to other half bits of said data lines.
Claim 55
Dependent Claim
32 words
A semiconductor multi-chip module according to claim 42, wherein said one half bits are upper bits of said data lines and said other half bits are lower bits of said data lines.
Claim 56
Dependent Claim
140 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate; and wherein said each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 57
Dependent Claim
140 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate; and wherein said each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 58
Dependent Claim
19 words
A semiconductor multi-chip according to claim 44, wherein said first and second groups of semiconductor chips include memory chips.
Claim 59
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 45, wherein said memory chips include random access memory chips.
Claim 60
Dependent Claim
158 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said layer of first data lines on said one side of said substrate and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said layer of second data lines on said another side of said substrate, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m.
Claim 61
Dependent Claim
158 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said layer of first data lines on said one side of said substrate and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said layer of second data lines on said another side of said substrate, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m.
Claim 62
Dependent Claim
19 words
A semiconductor multi-chip according to claim 47, wherein said first and second groups of semiconductor chips include memory chips.
Claim 63
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 48, wherein said memory chips include random access memory chips.
Claim 64
Dependent Claim
152 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said common address lines; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate and said common address lines, wherein said common address lines are connected to each semiconductor chip of said first and second group of semiconductor chips.
Claim 65
Dependent Claim
152 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said common address lines; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate and said common address lines, wherein said common address lines are connected to each semiconductor chip of said first and second group of semiconductor chips.
Claim 66
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 50, wherein said first and second groups of semiconductor chips include memory chips.
Claim 67
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 51, wherein said memory chips include random access memory chips.
Claim 68
Dependent Claim
36 words
A semiconductor multi-chip module according to claim 50, wherein said first data lines corresponds to one half bits of said data lines and said second data lines corresponds to other half bits of said data lines.
Claim 69
Dependent Claim
32 words
A semiconductor multi-chip module according to claim 53, wherein said one half bits are upper bits of said data lines and said other half bits are lower bits of said data lines.
Claim 70
Dependent Claim
154 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said common address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate and said common address lines; and wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 71
Dependent Claim
154 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said first data lines on said one side of said substrate and said common address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said second data lines on said another side of said substrate and said common address lines; and wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data simultaneously for an address signal.
Claim 72
Dependent Claim
19 words
A semiconductor multi-chip according to claim 55, wherein said first and second groups of semiconductor chips include memory chips.
Claim 73
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 56, wherein said memory chips include random access memory chips.
Claim 74
Dependent Claim
194 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said first data lines on said one side of said substrate and said common address lines and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said second data lines on said another side of said substrate and said common address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 75
Dependent Claim
194 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising first data lines provided for one side of said substrate and second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said first data lines on said one side of said substrate and said common address lines and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said second data lines on said another side of said substrate and said common address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signal.
Claim 76
Dependent Claim
19 words
A semiconductor multi-chip according to claim 58, wherein said first and second groups of semiconductor chips include memory chips.
Claim 77
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 59, wherein said memory chips include random access memory chips.
Claim 78
Dependent Claim
162 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said common address lines; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said common address lines, wherein said common address lines are connected to each semiconductor chip of said first and second group of semiconductor chips.
Claim 79
Dependent Claim
162 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said common address lines; and a second group of semiconductor chips on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said common address lines, wherein said common address lines are connected to each semiconductor chip of said first and second group of semiconductor chips.
Claim 80
Dependent Claim
20 words
A semiconductor multi-chip module according to claim 61, wherein said first and second groups of semiconductor chips include memory chips.
Claim 81
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 62, wherein said memory chips include random access memory chips.
Claim 82
Dependent Claim
36 words
A semiconductor multi-chip module according to claim 61, wherein said first data lines corresponds to one half bits of said data lines and said second data lines corresponds to other half bits of said data lines.
Claim 83
Dependent Claim
32 words
A semiconductor multi-chip module according to claim 64, wherein said one half bits are upper bits of said data lines and said other half bits are lower bits of said data lines.
Claim 84
Dependent Claim
176 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said common address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said common address lines; and wherein each semiconductor chip of said first and second group of semiconductor chips is connected to said common address lines so that each semiconductor chip respectively outputs data for the same address signal.
Claim 85
Dependent Claim
176 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first group of semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said common address lines; a second group of semiconductor chips mounted on said another side of said substrate, wherein said second group of semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said common address lines; and wherein each semiconductor chip of said first and second group of semiconductor chips is connected to said common address lines so that each semiconductor chip respectively outputs data for the same address signal.
Claim 86
Dependent Claim
19 words
A semiconductor multi-chip according to claim 66, wherein said first and second groups of semiconductor chips include memory chips.
Claim 87
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 67, wherein said semiconductor chips include random access memory chips.
Claim 88
Dependent Claim
204 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said common address lines and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said common address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signals.
Claim 89
Dependent Claim
204 words
A semiconductor multi-chip module having a plurality of semiconductor chips, comprising: a substrate; data lines comprising a layer of first data lines provided for one side of said substrate and a layer of second data lines provided for another side of said substrate; common address lines formed on said one side and said another side of said substrate; a first group of semiconductor chips mounted on said one side of said substrate, wherein said first semiconductor chips are connected to said layer of first data lines on said one side of said substrate and said common address lines and wherein each of said first semiconductor chips has terminals with m (wherein m is an integer) bits width; and a second group of semiconductor chips mounted on said second side of said substrate, wherein said second semiconductor chips are connected to said layer of second data lines on said another side of said substrate and said common address lines, wherein each of said second semiconductor chips has terminals with n (wherein n is an integer) bits width and wherein n is equal to m, wherein each semiconductor chip of said first and second group of semiconductor chips respectively outputs data for the same address signals.
Claim 90
Dependent Claim
19 words
A semiconductor multi-chip according to claim 69, wherein said first and second groups of semiconductor chips include memory chips.
Claim 91
Dependent Claim
17 words
A semiconductor multi-chip module according to claim 70, wherein said memory chips include random access memory chips.
References Cited (Backward Citations)
US5325265A
Cited
US5017993A
Cited
US5019943A
Cited
US5200810A
Cited
US5241456A
Cited
US5237203A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-03 | 2002-02-02 | 2002-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-03 | 2006-02-02 | 2006-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-03 | 2010-02-02 | 2010-08-04 | $7700.00 | Window Closed / Lapsed |