← Back to Patent Explorer
US5770875A Expired / Lapsed US ⏱️ 0.0 years remaining

Large value capacitor for SOI

Assignee: International Business Machines Corp
•
Filing: 1996-09-16
•
Granted: 1998-06-23
•
Expires: 2016-09-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Large capacitance, low-impedance decoupling capacitors in SOI and their method of fabrication. A high conductivity trench substrate contact is made adjacent to the capacitor by removal of insulator lining the capacitor by use of an extra mask thereby making a substrate contact when the trench is filled with doped polysilicon. The inventive process is compatible with and easily integrated into existing SOI logic technologies. The SOI decoupling capacitors are formed in trenches which pass through the silicon and buried oxide layers and into the underlying silicon substrate.

Inventors

  • 👤 Fariborz Assaderaghi
  • 👤 Louis L. Hsu
  • 👤 Jack A. Mandelman
  • 👤 William R. Tonti

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:29
CPC Classifications
H; H10; H10D; H10D84/00; H10D1/00; H10D1/01; H10D1/045; H10D1/047; H10D86/00; H10D86/01

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 224 words
A capacitor for a silicon on insulator circuit, comprising: a semiconductor substrate having a dopant type; a silicon on insulator structure on said semiconductor substrate, wherein said SOI structure comprises, in this sequence, a buried insulating layer on said semiconductor substrate and a silicon layer; an insulating pad layer on said silicon layer of said silicon on insulator structure; a pattern of capacitor trenches extending through said pad layer, said silicon layer, and said buried insulating layer, and extending into said semiconductor substrate, said trenches having sidewalls and a trench bottom; a second dopant of a type different from said first dopant type provided in portions of said semiconductor substrate located beneath said trench bottoms and in said silicon layer; a dielectric layer over said trench sidewalls and said trench bottoms of said trenches, wherein at least one trench is devoid of said dielectric layer on said sidewalls and said bottom of said at least one of said trenches and surface portions of said silicon layer where bounding said at least one trench are devoid of said insulating pad layer; and said trenches filled with conductive material, said conductive material contacting said surface portions of said silicon layer bounding said at least one trench to form an electrical contact and a thermal transmission path to said semiconductor substrate in said at least one trench.
Claim 2
Dependent Claim 224 words
A capacitor for a silicon on insulator circuit, comprising: a semiconductor substrate having a dopant type; a silicon on insulator structure on said semiconductor substrate, wherein said SOI structure comprises, in this sequence, a buried insulating layer on said semiconductor substrate and a silicon layer; an insulating pad layer on said silicon layer of said silicon on insulator structure; a pattern of capacitor trenches extending through said pad layer, said silicon layer, and said buried insulating layer, and extending into said semiconductor substrate, said trenches having sidewalls and a trench bottom; a second dopant of a type different from said first dopant type provided in portions of said semiconductor substrate located beneath said trench bottoms and in said silicon layer; a dielectric layer over said trench sidewalls and said trench bottoms of said trenches, wherein at least one trench is devoid of said dielectric layer on said sidewalls and said bottom of said at least one of said trenches and surface portions of said silicon layer where bounding said at least one trench are devoid of said insulating pad layer; and said trenches filled with conductive material, said conductive material contacting said surface portions of said silicon layer bounding said at least one trench to form an electrical contact and a thermal transmission path to said semiconductor substrate in said at least one trench.
Claim 3
Dependent Claim 21 words
The capacitor of claim 1, wherein said conductive material is selected from the group consisting of doped polysilicon and amorphous silicon.
Claim 4
Dependent Claim 22 words
The capacitor of claim 1, wherein said conductive material filling said trenches comprises polysilicon material with a dopant of said second type.
Claim 5
Dependent Claim 21 words
The capacitor of claim 3, wherein said first dopant type is P type and said second dopant type is N type.
Claim 6
Dependent Claim 21 words
The capacitor of claim 3, wherein said first dopant type is P type and said second dopant type is N type.
Claim 7
Dependent Claim 13 words
The capacitor of claim 1, wherein said capacitor is a large value capacitor.
Claim 8
Dependent Claim 12 words
The capacitor of claim 1, wherein said capacitor is a decoupling capacitor.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-06-22 2001-12-22 2002-06-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-06-22 2005-12-22 2006-06-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-06-22 2009-12-22 2010-06-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag