Patent US5764583A successfully refreshed from Google Patents.
US5764583A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic array integrated circuits
Assignee: Altera Corp
•
Filing: 1997-05-06
•
Granted: 1998-06-09
•
Expires: 2017-05-06
Abstract
Abstract A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.
Inventors
- 👤 Richard G. Cliff
- 👤 L. Todd Cope
- 👤 Cameron R. McClintock
- 👤 William Leong
- 👤 James A. Watson
- 👤 Joseph Huang
- 👤 Bahram Ahanin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:19
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429; G; G11; G11C; G11C8/00; G11C8/12; H03K19/173; H03K19/1733; H03K19/1737; H03K19/177; H03K19/17704; H03K19/17724; H03K19/17728; H03K19/17736; H03K19/1774; H03K19/17748; H03K19/1776; H03K19/1778; H03K19/17792; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318516
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
135 words
A programmable logic device organized in a two-dimensional array comprising: a first plurality of conductors, each of said first plurality of conductors provided in a first dimension of said two dimensional array; a second plurality of conductors, each of said second plurality of conductors provided in a second dimension of said two dimensional array; a plurality of logic blocks devoted substantially to logic functions, each of said logic blocks programmably coupled to at least one of said first or second plurality of conductors; and a plurality of memory blocks devoted substantially to user memory, each of said memory blocks programmably coupled to at least one of said first or second plurality of conductors, wherein a selected number of said memory blocks are cascaded to form a group of memory blocks having a variable memory configuration.
Claim 2
Dependent Claim
135 words
A programmable logic device organized in a two-dimensional array comprising: a first plurality of conductors, each of said first plurality of conductors provided in a first dimension of said two dimensional array; a second plurality of conductors, each of said second plurality of conductors provided in a second dimension of said two dimensional array; a plurality of logic blocks devoted substantially to logic functions, each of said logic blocks programmably coupled to at least one of said first or second plurality of conductors; and a plurality of memory blocks devoted substantially to user memory, each of said memory blocks programmably coupled to at least one of said first or second plurality of conductors, wherein a selected number of said memory blocks are cascaded to form a group of memory blocks having a variable memory configuration.
Claim 3
Dependent Claim
19 words
The programmable logic device of claim 1 wherein each of said memory blocks further comprises 2048 bits of memory.
Claim 4
Dependent Claim
20 words
The programmable logic device of claim 2 wherein two of said memory blocks are cascaded in a 4096×1 memory configuration.
Claim 5
Dependent Claim
20 words
The programmable logic device of claim 2 wherein two of said memory blocks are cascaded in a 2048×2 memory configuration.
Claim 6
Dependent Claim
20 words
The programmable logic device of claim 2 wherein two of said memory blocks are cascaded in a 1024×4 memory configuration.
Claim 7
Dependent Claim
20 words
The programmable logic device of claim 2 wherein two of said memory blocks are cascaded in a 512×8 memory configuration.
Claim 8
Dependent Claim
20 words
The programmable logic device of claim 2 wherein two of said memory blocks are cascaded in a 256×16 memory configuration.
Claim 9
Dependent Claim
20 words
The programmable logic device of claim 2 wherein two of said memory blocks are cascaded in a 128×32 memory configuration.
Claim 10
Dependent Claim
36 words
The programmable logic device of claim 1 wherein each of said memory blocks further comprises: a plurality of memory columns; and a control unit coupling said first plurality of conductors to said plurality of memory columns.
Claim 11
Dependent Claim
33 words
The programmable logic device of claim 9 wherein each of said memory blocks further comprises: a data input register coupled to said memory columns; and an address register coupled to said control unit.
Claim 12
Dependent Claim
24 words
The programmable logic device of claim 10 wherein each of said memory blocks further comprises a data output register coupled to said memory columns.
Claim 13
Dependent Claim
21 words
The programmable logic device of claim 11 wherein said data output register is programmably coupled to said second plurality of conductors.
Claim 14
Dependent Claim
53 words
The programmable logic device of claim 9 wherein said control unit further comprises: an address encoder coupled to said address register; an address control circuit having inputs coupled to said address encoder and to said plurality of first plurality of conductors; and an address decoder having inputs coupled to said address control circuit.
Claim 15
Dependent Claim
32 words
The programmable logic device of claim 9 wherein said control unit further comprises a read/write control circuit having a plurality of inputs and a plurality of outputs coupled to said memory columns.
Claim 16
Dependent Claim
35 words
The programmable logic device of claim 14 wherein said plurality of inputs to said read/write control circuit further comprise: a program mode signal from said address register; an address clock; and a write enable signal.
Claim 17
Dependent Claim
38 words
The programmable logic device of claim 11 wherein said control unit further comprises a clock/output enable generator having a plurality of inputs coupled to said first plurality of conductors and an output coupled to said data output register.
References Cited (Backward Citations)
US4203159A
Cited
US4870302A
Cited
US4642487A
Cited
US4706216A
Cited
US4758985A
Cited
US4831591A
Cited
US5089993A
Cited
US5128559A
Cited
US5089993B1
Cited
US5260611A
Cited
US5260610A
Cited
US5436575A
Cited
US5550782A
Cited
US5258668A
Cited
WO1995016993A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-08 | 2001-12-08 | 2002-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-08 | 2005-12-08 | 2006-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-08 | 2009-12-08 | 2010-06-09 | $7700.00 | Window Closed / Lapsed |