Patent US5764525A successfully refreshed from Google Patents.
US5764525A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for improving the operation of a circuit through iterative substitutions and performance analyses of datapath cells
Assignee: Philips Semiconductors Inc
•
Filing: 1995-05-16
•
Granted: 1998-06-09
•
Expires: 2015-05-16
Abstract
Abstract A method of designing a circuit is described. A netlist for a circuit is generated. An analysis of the netlist is then executed to generate a set of cell instance performance values that characterize the performance of multiple gate instance-level components of the circuit in view of a selected parameter, such as circuit timing, circuit power consumption, or circuit area. Relying upon the set of cell instance performance values, a problematic component within the circuit is identified for replacement. A set of functionally equivalent candidate components are then identified. Each candidate component is analyzed with respect to the selected parameter. The analysis identifies an optimally performing candidate component. An instance of the optimally performing candidate component is then substituted into the netlist for the problematic component to improve the performance of the circuit.
Inventors
- 👤 Mossaddeq Mahmood
- 👤 Balmukund K. Sharma
- 👤 Arnold Ginetti
- 👤 Francois Silve
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 20:11
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/327; G06F30/33; G06F30/3308; G06F30/3312
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
160 words
A method of designing a circuit, said method comprising the steps of: generating a netlist of a circuit; executing an instance-level analysis of said netlist to generate a set of performance values that characterize the performance of multiple gate instance-level components of said circuit in view of a selected parameter; identifying, through reliance upon said set of performance values, a problematic multiple gate instance-level component of said circuit for replacement; identifying a set of candidate multiple gate instance-level components, each of which is functionally equivalent to said problematic multiple gate instance-level component; analyzing each of said candidate multiple gate instance-level components in view of a cost function for a predetermined criteria to identify an optimally performing candidate multiple, gate instance-level component; and creating a new netlist by replacing said problematic multiple gate instance-level component with said optimally performing candidate multiple gate instance-level component that improves the performance of said circuit with respect to said predetermined criteria of said cost function.
Claim 2
Independent Claim
160 words
A method of designing a circuit, said method comprising the steps of: generating a netlist of a circuit; executing an instance-level analysis of said netlist to generate a set of performance values that characterize the performance of multiple gate instance-level components of said circuit in view of a selected parameter; identifying, through reliance upon said set of performance values, a problematic multiple gate instance-level component of said circuit for replacement; identifying a set of candidate multiple gate instance-level components, each of which is functionally equivalent to said problematic multiple gate instance-level component; analyzing each of said candidate multiple gate instance-level components in view of a cost function for a predetermined criteria to identify an optimally performing candidate multiple, gate instance-level component; and creating a new netlist by replacing said problematic multiple gate instance-level component with said optimally performing candidate multiple gate instance-level component that improves the performance of said circuit with respect to said predetermined criteria of said cost function.
Claim 3
Dependent Claim
25 words
The method of claim 1 wherein said generating step includes the step of generating said netlist from a hardware description language description of a circuit.
Claim 4
Dependent Claim
23 words
The method of claim 1 wherein said selected parameter is selected from the list including circuit timing, circuit power consumption, and circuit area.
Claim 5
Independent Claim
158 words
A method of designing a circuit, said method comprising the steps of: generating a netlist of a circuit; executing an instance-level timing analysis of said netlist to generate a set of cell timing values that characterize the performance of multiple gate instance-level components of said circuit; identifying, through reliance upon said set of cell timing values, a problematic multiple gate instance-level component of said circuit for replacement; identifying a set of candidate multiple gate instance-level components, each of which is functionally equivalent to said problematic multiple gate instance-level component; analyzing each of said candidate multiple gate instance-level components in view of a cost function for a predetermined criteria to identify an optimally performing candidate multiple gate instance-level component; and creating a new netlist by replacing said problematic multiple gate instance-level component with said optimally performing candidate multiple gate instance-level component that improves the timing performance of said circuit with respect to said predetermined criteria of said cost function.
Claim 6
Independent Claim
158 words
A method of designing a circuit, said method comprising the steps of: generating a netlist of a circuit; executing an instance-level timing analysis of said netlist to generate a set of cell timing values that characterize the performance of multiple gate instance-level components of said circuit; identifying, through reliance upon said set of cell timing values, a problematic multiple gate instance-level component of said circuit for replacement; identifying a set of candidate multiple gate instance-level components, each of which is functionally equivalent to said problematic multiple gate instance-level component; analyzing each of said candidate multiple gate instance-level components in view of a cost function for a predetermined criteria to identify an optimally performing candidate multiple gate instance-level component; and creating a new netlist by replacing said problematic multiple gate instance-level component with said optimally performing candidate multiple gate instance-level component that improves the timing performance of said circuit with respect to said predetermined criteria of said cost function.
Claim 7
Dependent Claim
25 words
The method of claim 4 wherein said generating step includes the step of generating said netlist from a hardware description language description of a circuit.
Claim 8
Dependent Claim
27 words
The method of claim 4 wherein said analyzing step includes the step of analyzing each of said candidate multiple gate instance-level components with a cell-based timing verifier.
Claim 9
Dependent Claim
38 words
The method of claim 6 wherein said analyzing step includes the step of analyzing the performance of said candidate multiple gate instance-level components in view of a cost function that assesses circuit timing and circuit area performance tradeoffs.
Claim 10
Dependent Claim
32 words
The method of claim 4 wherein said set of cell timing values of said executing step include a plurality of slack values corresponding to said multiple gate instance-level components of said circuit.
References Cited (Backward Citations)
US4791578A
Cited
US5027355A
Cited
US5572437A
Cited
US5191541A
Cited
US5197015A
Cited
US5365463A
Cited
US5463563A
Cited
US5278769A
Cited
US5418931A
Cited
US5491640A
Cited
US5519627A
Cited
US5313398A
Cited
US5396435A
Cited
US5487018A
Cited
US5548539A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-06-08 | 2001-12-08 | 2002-06-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-06-08 | 2005-12-08 | 2006-06-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-06-08 | 2009-12-08 | 2010-06-09 | $7700.00 | Window Closed / Lapsed |