Patent US4870602A successfully refreshed from Google Patents.
Patent US5721175A successfully refreshed from Google Patents.
US5721175A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device
Assignee: Toshiba Corp
•
Filing: 1993-12-01
•
Granted: 1998-02-24
•
Expires: 2013-12-01
Abstract
Abstract According to this invention, a method of manufacturing a semiconductor device includes the steps of forming an impurity diffusion layer of a second conductivity type on a semiconductor substrate of a first conductivity type, forming a transition metal compound layer containing a constituent element of the semiconductor substrate on the impurity diffusion layer, and doping an impurity of the second conductivity type in the metal compound layer by annealing in a reducing atmosphere. A semiconductor device includes a semiconductor substrate of a first conductivity type, an impurity diffusion layer of a second conductivity type formed in the semiconductor substrate of the first conductivity type, and a conductive metal compound layer formed on the impurity diffusion layer, wherein the conductive metal compound layer consists of at least a transition metal, a semiconductor element, and an impurity element of the second conductivity type which is an impurity element of the second conductivity type, and the impurity element of the second conductivity in the conductive metal compound layer is uniformly distributed.
Inventors
- 👤 Iwao Kunishima
- 👤 Kyoichi Suguro
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:20
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D62/00; H10D62/80; H10D62/83; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0112; H10D64/60; H10D64/62; Y; Y10; Y10S; Y10S148/00; Y10S148/019; Y10S148/147
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
123 words
A method of manufacturing a semiconductor device, comprising the steps of: forming a p-type impurity diffusion layer on a silicon substrate having an n-type impurity region at least at a surface thereof, by doping B in said n-type silicon substrate; forming a titanium silicide layer on selected parts of said p-type impurity diffusion layer by forming a Ti layer on said p-type impurity diffusion layer and reacting Ti in said Ti layer with Si in said p-type impurity diffusion layer; and doping B in said titanium silicide layer by annealing in a reducing atmosphere containing a B 2 H 6 gas and an H 2 gas, to a concentration of B in said titanium silicide layer at 1×10 20 cm -3 or more.
Claim 2
Independent Claim
123 words
A method of manufacturing a semiconductor device, comprising the steps of: forming a p-type impurity diffusion layer on a silicon substrate having an n-type impurity region at least at a surface thereof, by doping B in said n-type silicon substrate; forming a titanium silicide layer on selected parts of said p-type impurity diffusion layer by forming a Ti layer on said p-type impurity diffusion layer and reacting Ti in said Ti layer with Si in said p-type impurity diffusion layer; and doping B in said titanium silicide layer by annealing in a reducing atmosphere containing a B 2 H 6 gas and an H 2 gas, to a concentration of B in said titanium silicide layer at 1×10 20 cm -3 or more.
Claim 3
Dependent Claim
22 words
A method according to claim 1, wherein the step of doping B in said titanium silicide layer is performed by vapor-phase diffusion.
Claim 4
Dependent Claim
22 words
The method according to claim 1, wherein the step of doping B in said titanium silicide layer is performed by solid-phase diffusion.
Claim 5
Dependent Claim
36 words
The method according to claim 3, wherein the solid-phase diffusion is performed by forming a thin film containing B on said titanium silicide layer and diffusing B from said thin film into said titanium silicide layer.
Claim 6
Dependent Claim
30 words
The method according to claim 3, wherein the solid-phase diffusion is performed by diffusing B in said titanium silicide layer, while B is being deposited on said titanium silicide layer.
Claim 7
Independent Claim
129 words
A method of manufacturing a semiconductor device, comprising the steps of: forming a p-type impurity diffusion layer on a silicon substrate having an n-type impurity region at least at a surface thereof, by doping B in said n-type silicon substrate; forming a titanium silicide layer on selected parts of said p-type impurity diffusion layer by forming a Ti layer on said p-type impurity diffusion layer and reacting Ti in said Ti layer with Si in said p-type impurity diffusion layer; and doping B in said titanium silicide layer by annealing in a reducing atmosphere containing a B 2 H 6 gas and an H 2 gas, thereby rendering a concentration of B in said titanium silicide layer substantially uniform in a direction of thickness of said titanium silicide layer.
Claim 8
Independent Claim
129 words
A method of manufacturing a semiconductor device, comprising the steps of: forming a p-type impurity diffusion layer on a silicon substrate having an n-type impurity region at least at a surface thereof, by doping B in said n-type silicon substrate; forming a titanium silicide layer on selected parts of said p-type impurity diffusion layer by forming a Ti layer on said p-type impurity diffusion layer and reacting Ti in said Ti layer with Si in said p-type impurity diffusion layer; and doping B in said titanium silicide layer by annealing in a reducing atmosphere containing a B 2 H 6 gas and an H 2 gas, thereby rendering a concentration of B in said titanium silicide layer substantially uniform in a direction of thickness of said titanium silicide layer.
Claim 9
Dependent Claim
22 words
A method according to claim 6, wherein the step of doping B in said titanium silicide layer is performed by vapor-phase diffusion.
Claim 10
Dependent Claim
22 words
The method according to claim 6, wherein the step of doping B in said titanium silicide layer is performed by solid-phase diffusion.
Claim 11
Dependent Claim
36 words
The method according to claim 8, wherein the solid-phase diffusion is performed by forming a thin film containing B on said titanium silicide layer and diffusing B from said thin film into said titanium silicide layer.
Claim 12
Dependent Claim
30 words
The method according to claim 8 wherein the solid-phase diffusion is performed by diffusing B in said titanium silicide layer, while B is being deposited on said titanium silicide layer.
Claim 13
Dependent Claim
25 words
The method according to claim 6, wherein the concentration of B in said titanium silicide layer is set at 1×10 20 cm -3 or more.
Claim 14
Independent Claim
105 words
A method of manufacturing a semiconductor device, comprising the steps of: forming a p-type impurity diffusion layer on a silicon substrate having an n-type impurity region at least at a surface thereof, by doping B in said n-type silicon substrate; forming a titanium silicide layer on selected parts of said p-type impurity diffusion layer by forming a Ti layer on said p-type impurity diffusion layer and reacting Ti in said layer with Si in said p-type impurity diffusion layer; and doping B in said titanium silicide layer by annealing in a reducing atmosphere containing a B 2 H 6 gas and an H 2 gas.
Claim 15
Independent Claim
105 words
A method of manufacturing a semiconductor device, comprising the steps of: forming a p-type impurity diffusion layer on a silicon substrate having an n-type impurity region at least at a surface thereof, by doping B in said n-type silicon substrate; forming a titanium silicide layer on selected parts of said p-type impurity diffusion layer by forming a Ti layer on said p-type impurity diffusion layer and reacting Ti in said layer with Si in said p-type impurity diffusion layer; and doping B in said titanium silicide layer by annealing in a reducing atmosphere containing a B 2 H 6 gas and an H 2 gas.
References Cited (Backward Citations)
US3887993A
Cited
US4353737A
Cited
US4465529A
Cited
US4536943A
Cited
US4558507A
Cited
JPS60138916A
Cited
JPS61225838A
Cited
JPH01238144A
Cited
US5210043A
Cited
EP0431721A2
Cited
US5310711A
Cited
US5316977A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-02-23 | 2001-08-25 | 2002-02-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-02-23 | 2005-08-25 | 2006-02-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-02-23 | 2009-08-25 | 2010-02-24 | $7700.00 | Window Closed / Lapsed |