Patent US5717635A successfully refreshed from Google Patents.
US5717635A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High density EEPROM for solid state file
Assignee: International Business Machines Corp
•
Filing: 1996-08-27
•
Granted: 1998-02-10
•
Expires: 2016-08-27
Abstract
Abstract An EEPROM of NOR-type architecture is formed at high integration density and allows selective programming without selective production of hot electron currents in storage transistor channels. common transistor channel conductors are formed as n-wells running parallel to bit lines having a width of minimum lithographic feature size and separated by shallow trench isolation structures. Connections from bit lines and the n-wells to respective transistors is formed by sub-lithographic metal plugs formed in a self-aligned manner to sidewalls of a layered structure including floating gates and a control gate/word line conductor. Thus a cell size only slightly greater than four times the minimum lithographic feature size can be produced. Provision of a transistor connecting a bit line and an associated n-well unconditionally prevents hot electron current concentration in the gate oxide to increase durability during both programming and flash erasure to either logical state. Programming in combination with erasure to either logical state further doubles memory cell durability.
Inventors
- 👤 Hiroyuki Akatsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 20:16
CPC Classifications
H; H10; H10B; H10B69/00
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
96 words
An electrically erasable programmable read only memory (EEPROM) comprising a substrate, a plurality of elongated conductors formed within said substrate at a surface thereof, a plurality of layered structures extending orthogonally to said elongated conductors, said layered structures including a floating gate at an intersection of said layered structure with one of said elongated conductors and a control gate electrode overlying but insulated from each said floating gate, said layered structure defining a memory transistor at each said intersection, and a bit line overlying said layered structure and extending in the direction of said elongated conductors.
Claim 2
Dependent Claim
96 words
An electrically erasable programmable read only memory (EEPROM) comprising a substrate, a plurality of elongated conductors formed within said substrate at a surface thereof, a plurality of layered structures extending orthogonally to said elongated conductors, said layered structures including a floating gate at an intersection of said layered structure with one of said elongated conductors and a control gate electrode overlying but insulated from each said floating gate, said layered structure defining a memory transistor at each said intersection, and a bit line overlying said layered structure and extending in the direction of said elongated conductors.
Claim 3
Dependent Claim
25 words
An EEPROM as recited in claim 1, further including means for preventing concentration of hot electron current between said elongated conductor and said floating gate.
Claim 4
Dependent Claim
39 words
An EEPROM as recited in claim 2, wherein said means for preventing concentration of hot electron current comprises means for selectively connecting one of said elongated conductors to a corresponding bit line overlying said one of said elongated conductors.
Claim 5
Dependent Claim
46 words
An EEPROM as recited in claim 1, wherein each said transistor includes a source and a drain, and wherein at least one of a connection of a bit line to a drain and a connection of said elongated conductor to a source comprises a metal plug.
Claim 6
Dependent Claim
17 words
An EEPROM as recited in claim 4, wherein said metal plug is self-aligned to said layered structure.
Claim 7
Dependent Claim
21 words
An EEPROM as recited in claim 1, further including means for programming a plurality of memory cells of said EEPROM simultaneously.
Claim 8
Dependent Claim
14 words
An EEPROM as recited in claim 1, wherein said EEPROM is of NOR-type architecture.
Claim 9
Dependent Claim
23 words
An EEPROM as recited in claim 1, wherein said substrate is of the p-type and each of said elongated conductors comprises an n-well.
Claim 10
Dependent Claim
26 words
An EEPROM as recited in claim 3, wherein said means for connecting said bit line and said elongated conductor includes a transistor and a metal plug.
Claim 11
Dependent Claim
32 words
An EEPROM as recited in claim 2, further including means for performing flash erase of a partition of said EEPROM to either of two logical states without concentration of hot electron current.
Claim 12
Independent Claim
121 words
A method for operating an EEPROM including the steps, in sequence, of changing the logical states of a selected memory cell of a partition of said EEPROM from a first logical state to a second logical state in accordance with data, changing logical states of remaining cells of said partition of said EEPROM such that all cells of said partition are of a second logical state, changing the logical states of a selected memory cell of said partition of said EEPROM from a second logical state to a first logical state in accordance with data, and changing logical states of remaining cells of said partition of said EEPROM such that all cells of said partition are of a first logical state.
Claim 13
Independent Claim
121 words
A method for operating an EEPROM including the steps, in sequence, of changing the logical states of a selected memory cell of a partition of said EEPROM from a first logical state to a second logical state in accordance with data, changing logical states of remaining cells of said partition of said EEPROM such that all cells of said partition are of a second logical state, changing the logical states of a selected memory cell of said partition of said EEPROM from a second logical state to a first logical state in accordance with data, and changing logical states of remaining cells of said partition of said EEPROM such that all cells of said partition are of a first logical state.
Claim 14
Dependent Claim
57 words
A method for operating an EEPROM as recited in claim 11, wherein said steps of changing logical states of all cells of a partition of said EEPROM to a second logical state and changing logical states of all cells of a partition of said EEPROM to a first logical state are performed non-selectively as a flash erasure.
References Cited (Backward Citations)
US4375087C1
Cited
US4375087A
Cited
US4379343A
Cited
US4398338A
Cited
US4435790A
Cited
US4875188A
Cited
JPH02240969A
Cited
US5243559A
Cited
US5361235A
Cited
US5313086A
Cited
US5295107A
Cited
US5379253A
Cited
US5523969A
Cited
US5554867A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-02-09 | 2001-08-11 | 2002-02-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-02-09 | 2005-08-11 | 2006-02-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-02-09 | 2009-08-11 | 2010-02-10 | $7700.00 | Window Closed / Lapsed |