High speed, nonvolatile, electrically erasable memory cell and system

Claim 1

A method for encoding binary data into an electrically erasable memory, said memory comprising a matrix of memory cells formed as a plurality of rows and a plurality of columns of said cells each of said cells comprising a floating gate field effect pMOS transistor for storage of binary data and an npn bipolar transistor for selective access to stored data, a plurality of X write lines the control gate of each said storage transistor in a row of said memory cells being connected to an X write line corresponding to said row, a plurality of X sense lines the emitter of each said bipolar transistor in a row of said memory cells being connected to an X sense line corresponding to said row, a plurality of source lines the source of each said bipolar transistor in a row of said memory cells being connected to a source line corresponding to said row, and a plurality of Y sense lines the collector of each said bipolar transistor in a column of said memory cells being connected to a Y sense line corresponding to said column, the method comprising: (a) applying an erase voltage to each of said Y sense lines and, simultaneously, maintaining each of said X sense lines at said erase voltage, maintaining each of said X write lines at ground and applying said erase voltage to each of said source lines such that each of said storage transistors assumes a relatively negative threshold state; and (b) applying a write voltage to selected X write lines while maintaining unselected X write lines at ground and, simultaneously, maintaining selected Y sense lines at ground and unselected Y sense lines at an inhibit voltage which is less than said write voltage and maintaining each of said X sense lines at an intermediate voltage which is equal to or less than the base/emitter breakdown voltage of said bipolar transistors such that the storage transistors of memory cells located at the intersections of said selected X write lines and said selected Y sense lines assume a relatively positive threshold state.

Claim 2

A method for encoding binary data into an electrically erasable memory, said memory comprising a matrix of memory cells formed as a plurality of rows and a plurality of columns of said cells each of said cells comprising a floating gate field effect pMOS transistor for storage of binary data and an npn bipolar transistor for selective access to stored data, a plurality of X write lines the control gate of each said storage transistor in a row of said memory cells being connected to an X write line corresponding to said row, a plurality of X sense lines the emitter of each said bipolar transistor in a row of said memory cells being connected to an X sense line corresponding to said row, a plurality of source lines the source of each said bipolar transistor in a row of said memory cells being connected to a source line corresponding to said row, and a plurality of Y sense lines the collector of each said bipolar transistor in a column of said memory cells being connected to a Y sense line corresponding to said column, the method comprising: (a) applying an erase voltage to each of said Y sense lines and, simultaneously, maintaining each of said X sense lines at said erase voltage, maintaining each of said X write lines at ground and applying said erase voltage to each of said source lines such that each of said storage transistors assumes a relatively negative threshold state; and (b) applying a write voltage to selected X write lines while maintaining unselected X write lines at ground and, simultaneously, maintaining selected Y sense lines at ground and unselected Y sense lines at an inhibit voltage which is less than said write voltage and maintaining each of said X sense lines at an intermediate voltage which is equal to or less than the base/emitter breakdown voltage of said bipolar transistors such that the storage transistors of memory cells located at the intersections of said selected X write lines and said selected Y sense lines assume a relatively positive threshold state.

Claim 7

A method according to claims 1 or 5 including the further steps for reading binary data from said memory, the further steps comprising: (a) maintaining a selected X sense line of a row of memory cells at ground and, simultaneously, maintaining unselected X sense lines and each of said Y sense lines at a read voltage such that memory cells connected to said selected X sense line and having storage transistors in said low threshold state are relatively less conducting and memory cells connected to said selected X sense line and having storage transistors in said high threshold state are relatively more conducting; and (b) monitoring the relative conductance of memory cells connected to said selected X sense lines.