US5708374A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-timed control circuit for self-resetting logic circuitry
Assignee: International Business Machines Corp
•
Filing: 1996-05-14
•
Granted: 1998-01-13
•
Expires: 2016-05-14
Abstract
Abstract A self-timed control circuit for self-resetting CMOS logic circuitry provides handshaking between macros to ensure that all data inputted to a particular macro is maintained by the source macros until all data inputs have been received. A data output signal from a macro is maintained until the macro receives a complete signal from all receiving macros indicating that the receiving macros have received all data inputs supplied to them.
Inventors
- 👤 Christopher McCall Durham
- 👤 Peter Juergen Klim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 09:17
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
90 words
A system for implementing handshaking of data signals, comprising: a first macro for providing a first data signal and a first valid signal; a second macro for providing a second data signal and a second valid signal; and means for maintaining said first and second data signals active until both of said first and second data signals have been received by a third macro and said means for maintaining selectively asserts a complete signal to the third macro in response to the first valid signal and the second valid signal.
Claim 2
Independent Claim
90 words
A system for implementing handshaking of data signals, comprising: a first macro for providing a first data signal and a first valid signal; a second macro for providing a second data signal and a second valid signal; and means for maintaining said first and second data signals active until both of said first and second data signals have been received by a third macro and said means for maintaining selectively asserts a complete signal to the third macro in response to the first valid signal and the second valid signal.
Claim 3
Dependent Claim
45 words
The system as recited in claim 1, wherein said maintaining means further comprises a means for sending from said third macro to said first and second macros a complete signal indicating that said first and second data signals have been received by said third macro.
Claim 4
Dependent Claim
54 words
The system as recited in claim 2, wherein said sending means further comprises: circuitry for receiving a first valid signal accompanying said first data signal; circuitry for receiving a second valid signal accompanying said second data signal; and circuitry for sending said complete signal when said first and second valid signals are both received.
Claim 5
Dependent Claim
34 words
The system as recited in claim 3, wherein said maintaining means further comprises: circuitry for resetting a last stage of logic circuitry in said second macro in response to receipt of said complete signal.
Claim 6
Dependent Claim
39 words
The system as recited in claim 1, further comprising: means for resetting a first stage of logic circuitry in said third macro in response to receipt by said third macro of both of said first and second data signals.
Claim 7
Dependent Claim
36 words
The system as recited in claim 5, further comprising: means for resetting logic stages subsequent to said first stage in response to receipt by said third macro of both of said first and second data signals.
Claim 8
Dependent Claim
18 words
The system of claim 1 wherein said first, second and third macros are implemented in a self-timed design.
Claim 9
Dependent Claim
20 words
The system of claim 1 wherein said first macro comprises a first valid bit for providing the first valid signal.
Claim 10
Dependent Claim
21 words
The system of claim 1 wherein said first, second and third macros comprise a plurality of stages of domino logic circuitry.
Claim 11
Independent Claim
108 words
A system for implementing handshaking of data signals, comprising: a first macro for providing a first data signal and a first valid bit; a second macro for providing a second data signal and a second valid bit; and means for maintaining said first and second data signals active until both of said first and second data signals have been received by a third macro and said means for maintaining selectively asserts a complete signal to the third macro in response to the first valid bit and the second valid bit, wherein each of said first, second, and third macros comprises a plurality of stages of domino logic circuitry.
Claim 12
Independent Claim
108 words
A system for implementing handshaking of data signals, comprising: a first macro for providing a first data signal and a first valid bit; a second macro for providing a second data signal and a second valid bit; and means for maintaining said first and second data signals active until both of said first and second data signals have been received by a third macro and said means for maintaining selectively asserts a complete signal to the third macro in response to the first valid bit and the second valid bit, wherein each of said first, second, and third macros comprises a plurality of stages of domino logic circuitry.
Claim 13
Dependent Claim
42 words
The system as recited in claim 10, further comprising means for causing said first and second macros to discontinue activations of said first and second data signals in response to receipt of said first and second data signals by said third macro.
Claim 14
Independent Claim
120 words
A system for implementing handshaking of data signals, comprising: means for receiving a first data signal and a first valid signal from a first source; means for generating a complete signal in response to the first valid signal; means for receiving a second data signal from a second source; means for maintaining said first and second data signals active until the complete signal and both of said first and second data signals have been received by a circuit having a plurality of stages of domino logic; and means for causing said first and second sources to discontinue activations of said first and second data signals when both the complete signal and said first and second data signals have been received.
Claim 15
Independent Claim
120 words
A system for implementing handshaking of data signals, comprising: means for receiving a first data signal and a first valid signal from a first source; means for generating a complete signal in response to the first valid signal; means for receiving a second data signal from a second source; means for maintaining said first and second data signals active until the complete signal and both of said first and second data signals have been received by a circuit having a plurality of stages of domino logic; and means for causing said first and second sources to discontinue activations of said first and second data signals when both the complete signal and said first and second data signals have been received.
Claim 16
Dependent Claim
17 words
The system of claim 12 wherein said means for generating the complete signal comprises a Mueller C-element.
Claim 17
Independent Claim
97 words
A system for implementing handshaking of data signals, comprising: a first source for providing a first data signal and a first valid signal; a second source for providing a second data signal; and means for maintaining said first and second data signals active until the first valid signal and both of said first and second data signals have been received by a destination which comprises a plurality of stages of domino logic circuitry which performs a logic function on said first and second data signals, the destination being coupled to the first source and the second source.
Claim 18
Independent Claim
97 words
A system for implementing handshaking of data signals, comprising: a first source for providing a first data signal and a first valid signal; a second source for providing a second data signal; and means for maintaining said first and second data signals active until the first valid signal and both of said first and second data signals have been received by a destination which comprises a plurality of stages of domino logic circuitry which performs a logic function on said first and second data signals, the destination being coupled to the first source and the second source.
References Cited (Backward Citations)
US4717912A
Cited
US4985643A
Cited
US5121003A
Cited
US5329176A
Cited
US5450020A
Cited
US5373204A
Cited
US5434519A
Cited
US5493239A
Cited
US5565798A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-01-12 | 2001-07-14 | 2002-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-01-12 | 2005-07-14 | 2006-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-01-12 | 2009-07-14 | 2010-01-13 | $7700.00 | Window Closed / Lapsed |