← Back to Patent Explorer
US5121003A Expired / Lapsed US ⏱️ 0.0 years remaining

Zero overhead self-timed iterative logic

Assignee: Fujitsu Ltd
•
Filing: 1990-10-10
•
Granted: 1992-06-09
•
Expires: 2010-10-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract CMOS domino logic is normally used only in two phases: precharge and logic evaluation. The invention uses a third phase to store data, which allows domino logic gates to be cascaded and pipelined without intervening latches. The inputs to this system must have strictly monotonic transitions during the logic evaluation phase and the precharge signal must be active during only the precharge phase. Furthermore, the pipelined system can feed its output back to the input to form an iterative structure. Such a feedback pipeline is viewed as a "loop" or "ring" of logic which circulates data until the entire computation is complete.

Inventors

  • 👤 Ted E. Williams

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 04:59
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/52; G06F7/535; G06F30/00; G06F30/30; G06F30/35; G06F7/537; G06F7/5375; H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/0948; H03K19/096; H03K19/0966

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 77 words
A zero-overhead self-timed iterative logic circuit utilizing CMOS domino function blocks incorporating a completion detector associated with each said function block for determining that succeeding function blocks are finished using data from said function block, a function block precharge means being responsive to said completion detector to precharge said function block only when the outputs have been utilized by succeeding blocks, whereupon the function block is reset by said precharge means and the data therein is destroyed.
Claim 2
Dependent Claim 77 words
A zero-overhead self-timed iterative logic circuit utilizing CMOS domino function blocks incorporating a completion detector associated with each said function block for determining that succeeding function blocks are finished using data from said function block, a function block precharge means being responsive to said completion detector to precharge said function block only when the outputs have been utilized by succeeding blocks, whereupon the function block is reset by said precharge means and the data therein is destroyed.

References Cited (Backward Citations)

US4631701A Cited
US4747082A Cited
US4758990A Cited
US4710650A Cited
US4856029A Cited
US4999528A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-06-09 1995-12-09 1996-06-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-06-09 1999-12-09 2000-06-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-06-09 2003-12-09 2004-06-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag